lukeli17 / Allegro_Skill_LY
收集Cadence一些实用的Skill(自用)
☆12Updated 2 years ago
Related projects ⓘ
Alternatives and complementary repositories for Allegro_Skill_LY
- Cadence Skill资料收集☆18Updated 2 years ago
- fpga jtag hardware☆20Updated last year
- Simple mono FM Radio.☆46Updated 8 years ago
- A Voila-Jones face detector hardware implementation☆29Updated 5 years ago
- 基于arm cortex-m0内核的xillinx fpga sopc工程项目☆11Updated 5 years ago
- xilxin download tools☆51Updated 5 years ago
- Cadence Allegro Skills.☆44Updated 5 years ago
- 几楼科技 Cadence Allegro开源项目☆104Updated 4 years ago
- FPGA core boards / evaluation boards based on CDCTL hardware☆89Updated 3 years ago
- USB 2.0 Device IP Core☆52Updated 7 years ago
- FPGA Technology Exchange Group相关文件管理☆39Updated 11 months ago
- simple DSO over Wi-Fi☆105Updated 8 years ago
- 用于xilinx平台的简易自制下载器。☆89Updated 4 years ago
- ☆34Updated 4 years ago
- Digilent JTAG clone hardware + eeprom firmware (.bin)☆60Updated 2 years ago
- Delta-sigma ADC,PDM audio FPGA Implementation☆67Updated 2 years ago
- A far more light version anlogic-jtag cable with some enhanced functions.☆45Updated 2 months ago
- Application software for Scopy MVP: FPGA PS, PL, and microcontroller firmware☆65Updated 3 years ago
- MIPI CSI-2 Camera Sensor Receiver V2 Verilog HDL implementation For any generic FPGA. Tested with IMX219 IMX477 on Lattice Crosslink NX w…☆47Updated 4 years ago
- SEA-S7_gesture recognition☆14Updated 4 years ago
- ☆25Updated 3 years ago
- a simple FPGA xdma demo based Memblaze☆14Updated last year
- SPI-Flash XIP Interface (Verilog)☆35Updated 3 years ago
- FTDI EEPROM dumps for common JTAG FPGA programmers☆70Updated 11 months ago
- Xilinx FPGA, ADC344X, AD9252, 14x 12x Serdes, LVDS☆45Updated 2 years ago
- FPGA纯逻辑实现modbus通信☆14Updated 2 years ago
- FPGA和USB3.0桥片实现USB3.0通信☆53Updated 2 years ago
- A simple Verilog SPI master / slave implementation featuring all 4 modes.☆37Updated 3 years ago
- A module for TBT3☆30Updated 10 months ago
- ZYNQ-IPMC Hardware☆16Updated 2 years ago