lukeli17 / Allegro_Skill_LYLinks
收集Cadence一些实用的Skill(自用)
☆17Updated 3 years ago
Alternatives and similar repositories for Allegro_Skill_LY
Users that are interested in Allegro_Skill_LY are comparing it to the libraries listed below
Sorting:
- fpga jtag hardware☆21Updated 2 years ago
- Cadence Skill资料收集☆24Updated 3 years ago
- Cadence Allegro Skills.☆48Updated 5 years ago
- 几楼科技 Cadence Allegro开源项目☆115Updated 5 years ago
- Simple mono FM Radio.☆48Updated 8 years ago
- xilxin download tools☆52Updated 5 years ago
- A wonderful graphic library(Littlevgl) in zynq-7020 with an LCD driver☆15Updated 5 years ago
- 基于arm cortex-m0内核的xillinx fpga sopc工程项目☆12Updated 6 years ago
- WinUSB implementation for the ZYNQ platform (Zybo board)☆26Updated 6 years ago
- Communication channel from FPGA (Alterra EP4CE10) and Linux (Lichee PI Allwinner V3S)☆29Updated 5 years ago
- FPGA和USB3.0桥片实现USB3.0通信☆66Updated 3 years ago
- 用于xilinx平台的简易自制下载器。☆94Updated 4 years ago
- ☆38Updated 4 years ago
- Application software for Scopy MVP: FPGA PS, PL, and microcontroller firmware☆72Updated 4 years ago
- Delta-sigma ADC,PDM audio FPGA Implementation☆70Updated 2 years ago
- This is xc7z020clg400 FPGA hardware core board design☆50Updated last year
- A Voila-Jones face detector hardware implementation☆32Updated 6 years ago
- AD7606 driver verilog☆41Updated 6 years ago
- 基于USB2.0 的数据采集卡☆19Updated 6 years ago
- 【例程】国产高云FPGA 开发板及其工程☆28Updated 8 months ago
- USB 2.0 Device IP Core☆67Updated 7 years ago
- Firmware IRIG-B decoder☆25Updated 2 years ago
- Interfacing ZYNQ SoC device with ADC, Transferring data through DMA and LwIP☆46Updated 3 years ago
- SEA-S7_gesture recognition☆16Updated 4 years ago
- 本工程用FPGA和python实现一个简单的8路输入逻辑分析仪☆19Updated 7 years ago
- ☆28Updated 4 years ago
- 基于FPGA的PWM电机控制☆24Updated 4 years ago
- Cortex_m0软核源码,可以在FPGA上直接跑,包含UART、定时器这些外设,可以用keil写用户代码。可以看看《Cortex-M0 全可编程SoC原理及实现》这本书☆23Updated 4 years ago
- Xilinx FPGA, ADC344X, AD9252, 14x 12x Serdes, LVDS☆49Updated 2 years ago
- ☆14Updated 5 years ago