lukeli17 / Allegro_Skill_LY
收集Cadence一些实用的Skill(自用)
☆15Updated 3 years ago
Alternatives and similar repositories for Allegro_Skill_LY:
Users that are interested in Allegro_Skill_LY are comparing it to the libraries listed below
- Cadence Skill资料收集☆23Updated 3 years ago
- Cadence Allegro Skills.☆47Updated 5 years ago
- fpga jtag hardware☆21Updated 2 years ago
- 几楼科技 Cadence Allegro开源项目☆110Updated 5 years ago
- 基于arm cortex-m0内核的xillinx fpga sopc工程项目☆12Updated 5 years ago
- FPGA和USB3.0桥片实现USB3.0通信☆63Updated 3 years ago
- FPGA纯逻辑实现modbus通信☆17Updated 2 years ago
- a simple FPGA xdma demo based Memblaze☆16Updated last year
- Xilinx FPGA, ADC344X, AD9252, 14x 12x Serdes, LVDS☆49Updated 2 years ago
- 【例程】国产高云FPGA 开发板及其工程☆26Updated 6 months ago
- A Voila-Jones face detector hardware implementation☆32Updated 6 years ago
- Simple mono FM Radio.☆47Updated 8 years ago
- QSPI for SoC☆22Updated 5 years ago
- FPGA Technology Exchange Group相关文件管理☆43Updated last year
- SPI-Flash XIP Interface (Verilog)☆36Updated 3 years ago
- 基于FPGA的PCIe 板卡,支持 离散量输入输出、ARINC429协议☆15Updated 2 years ago
- USB serial device (CDC-ACM)☆38Updated 4 years ago
- WinUSB implementation for the ZYNQ platform (Zybo board)☆25Updated 6 years ago
- FPGA core boards / evaluation boards based on CDCTL hardware☆91Updated 3 years ago
- MIPI CSI-2 Camera Sensor Receiver V2 Verilog HDL implementation For any generic FPGA. Tested with IMX219 IMX477 on Lattice Crosslink NX w…☆53Updated last month
- Cortex_m0软核源码,可以在FPGA上直接跑,包含UART、定时器这些外设,可以用keil写用户代码。可以看看《Cortex-M0 全可编程SoC原理及实现》这本书☆23Updated 4 years ago
- 【例程】简单的FPGA入门项目 适用于各类Cyclone 开发板☆21Updated 3 weeks ago
- JESD204b modules in VHDL☆29Updated 5 years ago
- Delta-sigma ADC,PDM audio FPGA Implementation☆70Updated 2 years ago
- 基于USB2.0 的数据采集卡☆17Updated 6 years ago
- USB Type-C Power Delivery FPGA☆19Updated 2 years ago
- ☆19Updated 4 years ago
- Interfacing ZYNQ SoC device with ADC, Transferring data through DMA and LwIP☆44Updated 3 years ago
- ☆26Updated 4 years ago
- Open source zynq platform☆18Updated 6 years ago