lukeli17 / Allegro_Skill_LY
收集Cadence一些实用的Skill(自用)
☆15Updated 3 years ago
Alternatives and similar repositories for Allegro_Skill_LY:
Users that are interested in Allegro_Skill_LY are comparing it to the libraries listed below
- Cadence Skill资料收集☆22Updated 2 years ago
- 几楼科技 Cadence Allegro开源项目☆106Updated 5 years ago
- fpga jtag hardware☆21Updated last year
- Cadence Allegro Skills.☆46Updated 5 years ago
- FPGA Technology Exchange Group相关文件管理☆43Updated last year
- Xilinx FPGA, ADC344X, AD9252, 14x 12x Serdes, LVDS☆49Updated 2 years ago
- Simple mono FM Radio.☆46Updated 8 years ago
- FPGA纯逻辑实现modbus通信☆17Updated 2 years ago
- FPGA和USB3.0桥片实现USB3.0通信☆60Updated 3 years ago
- USB 2.0 Device IP Core☆59Updated 7 years ago
- xilxin download tools☆52Updated 5 years ago
- Delta-sigma ADC,PDM audio FPGA Implementation☆67Updated 2 years ago
- 基于USB2.0 的数据采集卡☆16Updated 6 years ago
- WinUSB implementation for the ZYNQ platform (Zybo board)☆24Updated 6 years ago
- 基于arm cortex-m0内核的xillinx fpga sopc工程项目☆12Updated 5 years ago
- ☆26Updated 4 years ago
- SEA-S7_gesture recognition☆15Updated 4 years ago
- ☆28Updated 5 years ago
- Communication channel from FPGA (Alterra EP4CE10) and Linux (Lichee PI Allwinner V3S)☆28Updated 4 years ago
- Open source zynq platform☆18Updated 6 years ago
- A far more light version anlogic-jtag cable with some enhanced functions.☆47Updated 5 months ago
- 【例程】简单的FPGA入门项目 适用于各类Cyclone 开发板☆20Updated last month
- Application software for Scopy MVP: FPGA PS, PL, and microcontroller firmware☆68Updated 4 years ago
- Peripheral Interface of FPGA☆34Updated 3 years ago
- I2C Master and Slave☆32Updated 9 years ago
- Binary blob for Anlogic USB-JTAG adapter (temporary), We should figure out much better solution next year.☆18Updated 6 years ago
- MMC小组开发的一个基于Cortex-M0的ARM处理器核的无线SOC设计☆21Updated last year
- fpga based nes box☆29Updated 3 years ago
- Interfacing ZYNQ SoC device with ADC, Transferring data through DMA and LwIP☆42Updated 3 years ago
- 基于FPGA的FFT☆12Updated 6 years ago