lukeli17 / Allegro_Skill_LYLinks
收集Cadence一些实用的Skill(自用)
☆17Updated 3 years ago
Alternatives and similar repositories for Allegro_Skill_LY
Users that are interested in Allegro_Skill_LY are comparing it to the libraries listed below
Sorting:
- fpga jtag hardware☆22Updated 2 years ago
- 几楼科技 Cadence Allegro开源项目☆118Updated 5 years ago
- xilxin download tools☆53Updated 5 years ago
- ☆40Updated 5 years ago
- WinUSB implementation for the ZYNQ platform (Zybo board)☆26Updated 7 years ago
- ZYNQ7010-20 开源开发板,经济实惠好吃不贵☆159Updated 2 years ago
- 用于xilinx平台的简易自制下载器。☆98Updated 5 years ago
- A wonderful graphic library(Littlevgl) in zynq-7020 with an LCD driver☆16Updated 6 years ago
- Application software for Scopy MVP: FPGA PS, PL, and microcontroller firmware☆73Updated 4 years ago
- simple DSO over Wi-Fi☆112Updated 8 years ago
- 基于arm cortex-m0内核的xillinx fpga sopc工程项目☆13Updated 6 years ago
- 包含AD5686R的电路原理图、PCB,以及对AD5684、AD5685、AD5686兼容的驱动程序☆19Updated 4 years ago
- 本工程用FPGA和python实现一个简单的8路输入逻辑分析仪☆19Updated 8 years ago
- FPGA core boards / evaluation boards based on CDCTL hardware☆93Updated 3 years ago
- Cadence Skill资料收集☆25Updated 3 years ago
- Cadence Allegro Skills.☆49Updated 6 years ago
- This is xc7z020clg400 FPGA hardware core board design☆59Updated last year
- Cortex_m0软核源码,可以在FPGA上直接跑,包含UART、定时器这些外设,可以用keil写用户代码。可以看看《Cortex-M0 全可编程SoC原理及实现》这本书☆25Updated 4 years ago
- Communication channel from FPGA (Alterra EP4CE10) and Linux (Lichee PI Allwinner V3S)☆29Updated 5 years ago
- ☆14Updated 5 years ago
- Scopy MVP Schematics/Hardware Design Files☆61Updated 4 years ago
- 【例程】国产高云FPGA 开发板及其工程☆34Updated 11 months ago
- ☆64Updated 7 months ago
- Open source zynq platform☆18Updated 7 years ago
- Simple mono FM Radio.☆48Updated 9 years ago
- A dual-camera based on OminiVison 5460 for GoWin GW2A-55K Combat Board☆33Updated 3 years ago
- ☆28Updated 4 years ago
- Altera USB Blaster porting to Artery AT32F425 and WCH CH32V203.☆24Updated 2 months ago
- a simple FPGA xdma demo based Memblaze☆19Updated 2 years ago
- Wireless JTAG 'cable' for Xilinx FPGAs. This is an 'English fork' of https://github.com/ciniml/xvc-esp32 project.☆115Updated 4 years ago