lukeli17 / Allegro_Skill_LY
收集Cadence一些实用的Skill(自用)
☆12Updated 2 years ago
Related projects ⓘ
Alternatives and complementary repositories for Allegro_Skill_LY
- Cadence Skill资料收集☆18Updated 2 years ago
- 基于arm cortex-m0内核的xillinx fpga sopc工程项目☆11Updated 5 years ago
- fpga jtag hardware☆21Updated last year
- Cadence Allegro Skills.☆44Updated 5 years ago
- 几楼科技 Cadence Allegro开源项目☆105Updated 4 years ago
- A Voila-Jones face detector hardware implementation☆29Updated 5 years ago
- Simple mono FM Radio.☆46Updated 8 years ago
- SPI-Flash XIP Interface (Verilog)☆35Updated 3 years ago
- FPGA Technology Exchange Group相关文件管理☆39Updated 11 months ago
- Communication channel from FPGA (Alterra EP4CE10) and Linux (Lichee PI Allwinner V3S)☆28Updated 4 years ago
- FPGA和USB3.0桥片实现USB3.0通信☆53Updated 2 years ago
- USB serial device (CDC-ACM)☆36Updated 4 years ago
- FPGA core boards / evaluation boards based on CDCTL hardware☆89Updated 3 years ago
- ☆25Updated 3 years ago
- USB 2.0 Device IP Core☆52Updated 7 years ago
- FPGA纯逻辑实现modbus通信☆16Updated 2 years ago
- turbo 8051☆28Updated 7 years ago
- SEA-S7_gesture recognition☆14Updated 4 years ago
- Digilent JTAG clone hardware + eeprom firmware (.bin)☆60Updated 2 years ago
- Wireless JTAG 'cable' for Xilinx FPGAs. This is an 'English fork' of https://github.com/ciniml/xvc-esp32 project.☆79Updated 3 years ago
- xilxin download tools☆51Updated 5 years ago
- JESD204b modules in VHDL☆29Updated 5 years ago
- PulseRain FP51 MCU, with peripherals☆13Updated 6 years ago
- Firmware IRIG-B decoder☆23Updated last year
- Xilinx FPGA, ADC344X, AD9252, 14x 12x Serdes, LVDS☆45Updated 2 years ago
- Verilog UART FIFO that will just echo back characters. Useful for testing the communications path.☆12Updated 9 years ago
- Application software for Scopy MVP: FPGA PS, PL, and microcontroller firmware☆65Updated 3 years ago
- Peripheral Interface of FPGA☆32Updated 3 years ago
- ☆35Updated 4 years ago
- Delta-sigma ADC,PDM audio FPGA Implementation☆67Updated 2 years ago