My Spin Class!!
☆14Nov 24, 2020Updated 5 years ago
Alternatives and similar repositories for MySpinClass
Users that are interested in MySpinClass are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- High-Performance Reproducible BLAS using posit arithmetic☆12Mar 16, 2022Updated 4 years ago
- Small micro-coded RISC-V softcore☆15Nov 27, 2018Updated 7 years ago
- Standard HyperRAM core for ECP5 written in Litex/Migen☆14Dec 6, 2019Updated 6 years ago
- Some crazy experiments about using a FPGA to transmit a TV signal old-style☆13Oct 13, 2018Updated 7 years ago
- Port of original MemTest86+ v5.1 to other architectures (RISC-V for now)☆16Jan 26, 2020Updated 6 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Picorv32 SoC that uses only BRAM, not flash memory☆13Nov 27, 2018Updated 7 years ago
- a small simple slow serial FPGA core☆16Mar 11, 2021Updated 5 years ago
- Finding the bacteria in rotting FPGA designs.☆14Dec 28, 2020Updated 5 years ago
- ice40 UltraPlus demos☆16Oct 4, 2019Updated 6 years ago
- Small footprint and configurable HyperBus core☆14Jul 6, 2022Updated 3 years ago
- A SoC for DOOM☆20Apr 11, 2021Updated 5 years ago
- Provides automation scripts for building BFMs☆16Apr 19, 2025Updated last year
- Alternative compiler for the J1B embedded CPU☆15Oct 31, 2020Updated 5 years ago
- OS-free port of LwIP stack to ARM board with lan91c111 ethernet controller☆15Feb 12, 2021Updated 5 years ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- Icestudio collection for standard Input-Output in different devices☆15Jun 28, 2024Updated last year
- A linux'ish build system for System on Chip designs, based on GHDL☆13Dec 14, 2024Updated last year
- RISCV SoftCPU Contest 2018☆14Nov 17, 2018Updated 7 years ago
- This repository contains simulation files and other relevant files on the On-chip clock multiplier (PLL) (Fclkin—5MHz to 12MHz, Fclkout—4…☆15Oct 18, 2021Updated 4 years ago
- Cross compile FPGA tools☆21Jan 4, 2021Updated 5 years ago
- FPGA Development toolset☆20Jun 15, 2017Updated 8 years ago
- Collection of test cases for Yosys☆17Jan 4, 2022Updated 4 years ago
- lightweight open HLS for FPGA rapid prototyping☆20Mar 22, 2018Updated 8 years ago
- ☆16Apr 13, 2018Updated 8 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- A reconfigurable logic circuit made of identical rotatable tiles.☆26Nov 15, 2021Updated 4 years ago
- Advanced Debug Interface☆14Jan 23, 2025Updated last year
- SHAPE/S∀F∃: static prover/type-checker for N-D array programming in Scala, a use case of intuitionistic type theory☆32Sep 9, 2025Updated 8 months ago
- QuSoC demo projects and template☆24Mar 4, 2026Updated 2 months ago
- KISCV, a KISS principle riscv32i CPU☆28Jan 11, 2025Updated last year
- A secure embedded operating system for microcontrollers☆19Mar 4, 2020Updated 6 years ago
- Patched sources/configs for RISC-V Linux with musl-based toolchain targeting 8 MB RAM☆24Oct 13, 2022Updated 3 years ago
- Device description files (architecture, timing, configuration bitstream, and general documentation) for EOS S3 MCU+eFPGA SoC☆27Sep 1, 2021Updated 4 years ago
- Convert the IBM MDA font to PNG and vice-versa☆28Jan 8, 2021Updated 5 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- ☆10Feb 11, 2023Updated 3 years ago
- An open source cross-platform UF2 bootloader based on the TinyUSB library☆28Jul 23, 2020Updated 5 years ago
- A padring generator for ASICs☆26May 17, 2023Updated 3 years ago
- ☆22Mar 5, 2022Updated 4 years ago
- MFM workshop project☆15Jan 25, 2021Updated 5 years ago
- Virtual processor co-simulation element for Verilog, VHDL and SystemVerilog environments, allowing host compiled programs to run in a log…☆74Feb 12, 2026Updated 3 months ago
- My pergola FPGA projects☆30Jun 23, 2021Updated 4 years ago