rvalles / dbus_ti_link_uart_verilog
Verilog dbus (TI transfer bus) implementation and bridge to UART. High-performance link with TI calculators such as TI-89.
☆11Updated 3 years ago
Alternatives and similar repositories for dbus_ti_link_uart_verilog:
Users that are interested in dbus_ti_link_uart_verilog are comparing it to the libraries listed below
- Reverse engineering TI Graph Link cables☆11Updated 11 months ago
- eZ80 disassembler☆20Updated 2 years ago
- Network based loader and flasher for Pano G2 devices☆15Updated last year
- Generate animated vector graphics for old-school 90's demos, like ST_NICCC☆13Updated last year
- Flashing Pano Logic thin clients without a programmer☆40Updated 2 years ago
- Xark's Open Source Embedded Retro Adapter - FPGA based video for rosco_m68k and others☆37Updated 3 months ago
- TI 89 Titanium emulator for the Nspire☆16Updated 5 years ago
- Retro Z80 computer for the Pano Logic Thin Client☆46Updated 2 years ago
- Design Flow for Atmel/Microchip ATF15xx CPLDs using Yosys and the Atmel Fitter☆27Updated 10 months ago
- An open-source boot rom for the ez80 microprocessor.☆11Updated 3 months ago
- Programming algorithm for ATF22V10C Generic Array Logic chip.☆14Updated 7 years ago
- A complete 65C02 computer with VGA output on a Lattice Ultra Plus FPGA☆27Updated 5 years ago
- VGA-compatible text mode functionality☆16Updated 4 years ago
- R200 Relay Computer☆14Updated 5 years ago
- Y80e - Z80/Z180 compatible processor extended by eZ80 instructions☆21Updated 10 years ago
- rtf8088☆10Updated 10 years ago
- A repository for a random collection of stuff pertaining to reverse engineering the Pano Logic G2 "zero" client☆34Updated 6 years ago
- The TV80 (Verilog) synthesizable soft core of Zilog Z80 (forked from http://opencores.org/project,tv80)☆10Updated 9 years ago
- Test of a RP2040 PMOD attached to a LiteX SoC.☆25Updated last year
- ☆11Updated 7 years ago
- Open-source HDMI/DVI transmitter for the Gowin GW1NSR-powered Tang Nano 4K☆24Updated 2 years ago
- Prebuilt images for Linux for the Pano Logic G2☆13Updated last year
- Small microcoded 68000 verilog softcore☆53Updated 6 years ago
- VHDL 1802 Core with TinyBASIC for the Lattice MachXO2 Pico board☆13Updated 8 years ago
- Constraints file and Verilog demo code for the Pano Logic Zero Client G2☆17Updated 6 years ago
- Minimig project example for FleaFPGA Ohm Experimenter Board☆26Updated 2 years ago
- DVI PMOD adapter (HDMI connector)☆28Updated 4 years ago
- Full Speed USB DFU interface for FPGA and ASIC designs☆17Updated 11 months ago
- UNIX-like microkernel operating system for Atmel AVR CPUs, entirely from scratch☆12Updated 6 years ago