dongmoon-min / truenorth_sim
timing simulator of IBM TrueNorth Neuromorphic Chip
☆9Updated 4 years ago
Alternatives and similar repositories for truenorth_sim:
Users that are interested in truenorth_sim are comparing it to the libraries listed below
- A three-layer LIF neuron SNN accelerator. The first layer is the input layer and has 784 neurons, that receive the encoded spikes. The se…☆10Updated last year
- Software framework for Designing and Mapping a CNN onto neuromorphic chip with crossbar array of synapses.☆11Updated 4 years ago
- This repository includes the Resistive Random Access Memory (RRAM) Compiler which is designed in the context of the research project of D…☆59Updated 2 years ago
- IEEE Transactions on Circuits and Systems I: Efficient FPGA Implementations of Pair and Triplet-based STDP for Neuromorphic Architectures☆24Updated 5 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (on-chip training chip focused)☆46Updated 3 years ago
- The CyNAPSE Neuromorphic Accelerator: A Digital Spiking neural network accelerator written in fully synthesizable verilog HDL☆32Updated 5 years ago
- ReckOn: A Spiking RNN Processor Enabling On-Chip Learning over Second-Long Timescales - HDL source code and documentation.☆78Updated 2 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (inference engine focused)☆59Updated 9 months ago
- NeuroSync: A Scalable and Accurate Brain Simulation System using Safe and Efficient Speculation (HPCA 2022)☆8Updated 2 years ago
- A simulator for RRAM-based neural processor engine.☆30Updated 6 years ago
- Architecture for RRAM multilevel programming☆16Updated 6 years ago
- CORDIC-SNN, followed with "Unsupervised learning of digital recognition using STDP" published in 2015, frontiers☆21Updated 4 years ago
- Benchmark framework of 3D integrated CIM accelerators for popular DNN inference, support both monolithic and heterogeneous 3D integration☆21Updated 3 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network☆42Updated 4 years ago
- Physical memristor/RRAM/resistive switching device SPICE compact model, that is able to accurately fit both unipolar/bipolar devices sett…☆39Updated 5 years ago
- Benchmark framework of synaptic device technologies for a simple neural network☆193Updated 3 years ago
- Quantized training method for RRAM-based systems.☆12Updated 6 years ago
- A Simulation Framework for Memristive Deep Learning Systems☆144Updated 8 months ago
- tinyODIN digital spiking neural network (SNN) processor - HDL source code and documentation.☆49Updated last year
- Benchmark framework of synaptic device technologies for a simple neural network☆28Updated 4 years ago
- Spiking Neural Network RTL Implementation☆49Updated 3 years ago
- A Unified Framework for Training, Mapping and Simulation of ReRAM-Based Convolutional Neural Network Acceleration☆33Updated 2 years ago
- A Fast DNN Accelerator Design Space Exploration Framework.☆45Updated 2 years ago
- [FPL 2021] SyncNN: Evaluating and Accelerating Spiking Neural Networks on FPGAs.☆53Updated 3 years ago
- SIMPLE MAGIC: Synthesis and In-memory MaPping of Logic Execution for Memristor Aided loGIC☆14Updated 4 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (on-chip training chip focused)☆132Updated 10 months ago
- ODIN online-learning digital spiking neural network (SNN) processor - HDL source code and documentation.☆171Updated 5 years ago
- ☆9Updated last year
- Models and training scripts for "LSTMs for Keyword Spotting with ReRAM-based Compute-In-Memory Architectures" (ISCAS 2021).☆14Updated 3 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (inference engine focused)☆66Updated last year