skiphansen / panog1_opl3Links
A port of the OPL3 to the Panologic G1 thin client
☆20Updated 5 years ago
Alternatives and similar repositories for panog1_opl3
Users that are interested in panog1_opl3 are comparing it to the libraries listed below
Sorting:
- Verilog module compatible with Yamaha OPL chips☆60Updated 10 months ago
- ☆16Updated 10 months ago
- An FPGA implementation of a classic 80ies speech synthesizer. Done for the Retro Challenge 2017/10.☆78Updated 6 years ago
- FM sound source written in Verilog, fully compatible with YM2612, YM3438 (JT12), YM2203 (JT03) and YM2610 (JT10)☆126Updated 3 months ago
- sn76489an compatible Verilog core, with emphasis on FPGA implementation and Megadrive/Master System compatibility☆31Updated 10 months ago
- YM2151 clone in verilog. FPGA proven.☆84Updated 10 months ago
- FX68K 68000 cycle accurate SystemVerilog core☆155Updated 4 years ago
- Atari 2600 Open-source System-on-Chip (SoC)☆48Updated 2 months ago
- Small microcoded 68000 verilog softcore☆60Updated 7 years ago
- TI-99/4A FPGA implementation for the Icestorm toolchain☆19Updated 2 weeks ago
- Verilog clone of YM2149☆43Updated 10 months ago
- The PS-FPGA project (top level)☆25Updated 4 years ago
- Sega Mega Drive / Genesis for Tang FPGA boards☆28Updated 7 months ago
- Gate array reverse engineering☆27Updated 7 months ago
- 6502 SoC for the Tang Nano 20k FPGA Board☆22Updated last month
- VGA-compatible text mode functionality☆17Updated 5 years ago
- soft processor core compatible with i586 instruction set(Intel Pentium) developped on Nexys4 board boots linux kernel with a ramdisk cont…☆34Updated 8 years ago
- Template with latest framework for MiSTer☆86Updated 2 months ago
- ☆74Updated 4 months ago
- A BSD-licensed YM2151 cycle-accurate Verilog core based on the die shot from siliconpr0n☆75Updated last year
- KiCad design for a minimig compatible board for the QM_XC7A100T_DDR3 board.☆24Updated 2 years ago
- FPGA board support and core ports for MiSTeX☆52Updated 11 months ago
- switchable 68K CPU-Core☆53Updated 8 months ago
- The reverse-engineered AY-3-8910 chip. Transistor-level schematics, verilog model and a testbench with tools, that can render register du…☆102Updated 6 years ago
- The OpenCores ao68000 IP Core is a Motorola MC68000 binary compatible processor.☆78Updated 13 years ago
- Minimig project example for FleaFPGA Ohm Experimenter Board☆27Updated 3 years ago
- RiscV based SOC with 2D and 3D graphics acceleration for Tang Nano 20K☆41Updated last year
- DVI video out example for prjtrellis☆17Updated 6 years ago
- A System Verilog/FPGA implementation of the Gigatron project.☆19Updated 7 years ago
- Xark's Open Source Embedded Retro Adapter - FPGA based video for rosco_m68k and others☆40Updated last year