skiphansen / panog1_opl3
A port of the OPL3 to the Panologic G1 thin client
☆19Updated 5 years ago
Alternatives and similar repositories for panog1_opl3:
Users that are interested in panog1_opl3 are comparing it to the libraries listed below
- ☆16Updated 2 months ago
- TI-99/4A FPGA implementation for the Icestorm toolchain☆16Updated 2 months ago
- DVI video out example for prjtrellis☆16Updated 6 years ago
- Verilog module compatible with Yamaha OPL chips☆52Updated 2 months ago
- A pipelined 68030 softcore in VHDL☆20Updated 3 years ago
- Constraints file and Verilog demo code for the Pano Logic Zero Client G2☆17Updated 6 years ago
- 6502 SoC for the Tang Nano 20k FPGA Board☆15Updated 4 months ago
- rtf8088☆10Updated 10 years ago
- Votrax SC01A digital parts simulation☆14Updated 8 years ago
- Xark's Open Source Embedded Retro Adapter - FPGA based video for rosco_m68k and others☆37Updated 4 months ago
- ☆73Updated 5 months ago
- VGA-compatible text mode functionality☆16Updated 4 years ago
- sn76489an compatible Verilog core, with emphasis on FPGA implementation and Megadrive/Master System compatibility☆30Updated 2 months ago
- Code to support porting MiST cores to other boards.☆44Updated 3 months ago
- An FPGA implementation of a classic 80ies speech synthesizer. Done for the Retro Challenge 2017/10.☆73Updated 5 years ago
- Small microcoded 68000 verilog softcore☆53Updated 6 years ago
- Programmable multichannel ADPCM decoder for FPGA☆23Updated 4 years ago
- Sega Mega Drive / Genesis for Tang FPGA boards☆15Updated this week
- Development board for GateMateA1 CCGM1A1 FPGA from Cologne Chip with PS2 VGA 64Mbit RAM RP2040☆27Updated 3 months ago
- Minimig project example for FleaFPGA Ohm Experimenter Board☆26Updated 2 years ago
- Verilog clone of YM2149☆41Updated last month
- A C64 SID Chip recreation in FPGA☆39Updated 2 years ago
- KiCad design for a minimig compatible board for the QM_XC7A100T_DDR3 board.☆22Updated 2 years ago
- NES FPGA implementation synthesized for the ulx3s ecp5 based fpga board☆37Updated 2 years ago
- Design Flow for Atmel/Microchip ATF15xx CPLDs using Yosys and the Atmel Fitter☆27Updated 3 weeks ago
- YM2151 clone in verilog. FPGA proven.☆80Updated 2 months ago
- XT-like PC written in SystemVerilog☆13Updated 2 years ago
- Retro computing on the Ulx3s ECP5 FPGA board☆24Updated 3 years ago
- ice40 UltraPlus demos☆24Updated 4 years ago
- A repository for a random collection of stuff pertaining to reverse engineering the Pano Logic G2 "zero" client☆34Updated 6 years ago