Alternatives and similar repositories for panog1_opl3

Users that are interested in panog1_opl3 are comparing it to the libraries listed below

• jotego / jtopl
  Verilog module compatible with Yamaha OPL chips
  ☆63Updated last year
• trcwm / Speech256
  An FPGA implementation of a classic 80ies speech synthesizer. Done for the Retro Challenge 2017/10.
  ☆77Updated 6 years ago
• jotego / jt51
  YM2151 clone in verilog. FPGA proven.
  ☆85Updated last year
• jotego / jt12
  FM sound source written in Verilog, fully compatible with YM2612, YM3438 (JT12), YM2203 (JT03) and YM2610 (JT10)
  ☆126Updated 4 months ago
• Speccery / icy99
  TI-99/4A FPGA implementation for the Icestorm toolchain
  ☆20Updated last month
• robfinch / Cores
  ☆75Updated 6 months ago
• JimmyStones / Verilator_Template
  ☆16Updated 11 months ago
• fredrequin / j68_cpu
  Small microcoded 68000 verilog softcore
  ☆60Updated 7 years ago
• jotego / jt89
  sn76489an compatible Verilog core, with emphasis on FPGA implementation and Megadrive/Master System compatibility
  ☆31Updated last year
• venomix666 / nano6502
  6502 SoC for the Tang Nano 20k FPGA Board
  ☆23Updated 3 months ago
• jotego / jt49
  Verilog clone of YM2149
  ☆43Updated 11 months ago
• XarkLabs / Xosera
  Xark's Open Source Embedded Retro Adapter - FPGA based video for rosco_m68k and others
  ☆40Updated last year
• lmEshoo / sp-i586
  soft processor core compatible with i586 instruction set(Intel Pentium) developped on Nexys4 board boots linux kernel with a ramdisk cont…
  ☆34Updated 9 years ago
• TobiFlex / TG68K.C
  switchable 68K CPU-Core
  ☆56Updated 9 months ago
• ijor / fx68k
  FX68K 68000 cycle accurate SystemVerilog core
  ☆159Updated 4 years ago
• MiSTeX-devel / MiSTeX-ports
  FPGA board support and core ports for MiSTeX
  ☆52Updated last year
• emeb / up5k_vga
  A complete 65C02 computer with VGA output on a Lattice Ultra Plus FPGA
  ☆29Updated 6 years ago
• rejunity / tiny-atari-2600
  Atari 2600 Open-source System-on-Chip (SoC)
  ☆48Updated last month
• ika-musume / ASIC_RE
  Gate array reverse engineering
  ☆28Updated 2 weeks ago
• ranzbak / qmtech_minimig
  KiCad design for a minimig compatible board for the QM_XC7A100T_DDR3 board.
  ☆24Updated 2 years ago
• daveshah1 / prjtrellis-dvi
  DVI video out example for prjtrellis
  ☆17Updated 6 years ago
• thomask77 / verilog-sid-mos6581
  MOS6581 SID chip emulator in SystemVerilog
  ☆30Updated 8 years ago
• galibert / vsim
  Votrax SC01A digital parts simulation
  ☆17Updated 9 years ago
• alfikpl / ao68000
  The OpenCores ao68000 IP Core is a Motorola MC68000 binary compatible processor.
  ☆79Updated 13 years ago
• emard / Minimig_ECS
  Minimig project example for FleaFPGA Ohm Experimenter Board
  ☆27Updated 3 years ago
• nand2mario / sdram-tang-nano-20k
  NESTang SDRAM controller and usage example for Tang Nano 20K
  ☆49Updated last year
• MiSTer-DE1-SoC / Main_MiSTer
  Main MiSTer binary and Wiki
  ☆23Updated 5 years ago
• bit-hack / icesid
  A C64 SID Chip recreation in FPGA
  ☆42Updated 3 years ago
• tmatsuya / next186_soc_pc
  Next186 SoC PC
  ☆16Updated 11 years ago
• alfikpl / aoOCS
  The OpenCores aoOCS SoC is a Wishbone compatible implementation of most of the Amiga Original Chip Set (OCS) and computer functionality. …
  ☆41Updated 11 years ago