Alternatives and similar repositories for panog1_opl3

Users that are interested in panog1_opl3 are comparing it to the libraries listed below

• jotego / jtopl
  Verilog module compatible with Yamaha OPL chips
  ☆57Updated 9 months ago
• jotego / jt12
  FM sound source written in Verilog, fully compatible with YM2612, YM3438 (JT12), YM2203 (JT03) and YM2610 (JT10)
  ☆126Updated last month
• trcwm / Speech256
  An FPGA implementation of a classic 80ies speech synthesizer. Done for the Retro Challenge 2017/10.
  ☆76Updated 6 years ago
• jotego / jt51
  YM2151 clone in verilog. FPGA proven.
  ☆84Updated 9 months ago
• JimmyStones / Verilator_Template
  ☆16Updated 8 months ago
• Speccery / icy99
  TI-99/4A FPGA implementation for the Icestorm toolchain
  ☆18Updated 9 months ago
• robfinch / Cores
  ☆74Updated 3 months ago
• jotego / jt89
  sn76489an compatible Verilog core, with emphasis on FPGA implementation and Megadrive/Master System compatibility
  ☆31Updated 9 months ago
• venomix666 / nano6502
  6502 SoC for the Tang Nano 20k FPGA Board
  ☆22Updated last week
• ika-musume / IKAOPM
  A BSD-licensed YM2151 cycle-accurate Verilog core based on the die shot from siliconpr0n
  ☆75Updated last year
• ika-musume / ASIC_RE
  Gate array reverse engineering
  ☆26Updated 5 months ago
• ijor / fx68k
  FX68K 68000 cycle accurate SystemVerilog core
  ☆153Updated 4 years ago
• nand2mario / nanospc
  SNES SPC music player for Tang Nano 20k
  ☆20Updated 2 years ago
• dan-rodrigues / ym2610-pcb
  FPGA-based PCB to control a YM2610 sound synthesis chip.
  ☆25Updated 4 years ago
• MiSTeX-devel / MiSTeX-ports
  FPGA board support and core ports for MiSTeX
  ☆52Updated 9 months ago
• jotego / jt49
  Verilog clone of YM2149
  ☆43Updated 8 months ago
• tmatsuya / next186_soc_pc
  Next186 SoC PC
  ☆16Updated 11 years ago
• nand2mario / mdtang
  Sega Mega Drive / Genesis for Tang FPGA boards
  ☆28Updated 5 months ago
• bit-hack / icesid
  A C64 SID Chip recreation in FPGA
  ☆41Updated 3 years ago
• fredrequin / j68_cpu
  Small microcoded 68000 verilog softcore
  ☆59Updated 6 years ago
• ranzbak / qmtech_minimig
  KiCad design for a minimig compatible board for the QM_XC7A100T_DDR3 board.
  ☆24Updated 2 years ago
• lvd2 / ay-3-8910_reverse_engineered
  The reverse-engineered AY-3-8910 chip. Transistor-level schematics, verilog model and a testbench with tools, that can render register du…
  ☆102Updated 5 years ago
• robinsonb5 / DeMiSTify
  Code to support porting MiST cores to other boards.
  ☆46Updated 6 months ago
• daglem / reDIP-SID
  MOS 6581 / 8580 SID FPGA emulation platform
  ☆99Updated last year
• jotego / jt6295
  ADPCM decoder compatible with OKI 6295
  ☆14Updated 9 months ago
• alfikpl / ao68000
  The OpenCores ao68000 IP Core is a Motorola MC68000 binary compatible processor.
  ☆78Updated 13 years ago
• XarkLabs / Xosera
  Xark's Open Source Embedded Retro Adapter - FPGA based video for rosco_m68k and others
  ☆40Updated 11 months ago
• nand2mario / sdram-tang-nano-20k
  NESTang SDRAM controller and usage example for Tang Nano 20K
  ☆45Updated last year
• menloparkinnovation / menlo_gigatron
  A System Verilog/FPGA implementation of the Gigatron project.
  ☆19Updated 6 years ago
• emard / Minimig_ECS
  Minimig project example for FleaFPGA Ohm Experimenter Board
  ☆26Updated 3 years ago