skiphansen / panog1_opl3Links
A port of the OPL3 to the Panologic G1 thin client
☆20Updated 6 years ago
Alternatives and similar repositories for panog1_opl3
Users that are interested in panog1_opl3 are comparing it to the libraries listed below
Sorting:
- Verilog module compatible with Yamaha OPL chips☆61Updated 11 months ago
- ☆16Updated 11 months ago
- YM2151 clone in verilog. FPGA proven.☆85Updated 11 months ago
- FM sound source written in Verilog, fully compatible with YM2612, YM3438 (JT12), YM2203 (JT03) and YM2610 (JT10)☆126Updated 4 months ago
- An FPGA implementation of a classic 80ies speech synthesizer. Done for the Retro Challenge 2017/10.☆78Updated 6 years ago
- sn76489an compatible Verilog core, with emphasis on FPGA implementation and Megadrive/Master System compatibility☆31Updated 11 months ago
- Gate array reverse engineering☆27Updated last week
- FPGA board support and core ports for MiSTeX☆52Updated 11 months ago
- Main MiSTer binary and Wiki☆23Updated 5 years ago
- 6502 SoC for the Tang Nano 20k FPGA Board☆23Updated 2 months ago
- FX68K 68000 cycle accurate SystemVerilog core☆157Updated 4 years ago
- MOS 6581 / 8580 SID FPGA emulation platform☆102Updated last year
- SNES SPC music player for Tang Nano 20k☆21Updated 2 years ago
- Atari 2600 Open-source System-on-Chip (SoC)☆47Updated 2 weeks ago
- TI-99/4A FPGA implementation for the Icestorm toolchain☆20Updated 3 weeks ago
- ☆75Updated 5 months ago
- Verilog clone of YM2149☆43Updated 10 months ago
- Small microcoded 68000 verilog softcore☆60Updated 7 years ago
- ADPCM decoder compatible with OKI 6295☆14Updated 11 months ago
- The reverse-engineered AY-3-8910 chip. Transistor-level schematics, verilog model and a testbench with tools, that can render register du…☆103Updated 6 years ago
- A C64 SID Chip recreation in FPGA☆42Updated 3 years ago
- The PS-FPGA project (top level)☆24Updated 4 years ago
- A BSD-licensed YM2151 cycle-accurate Verilog core based on the die shot from siliconpr0n☆75Updated last year
- NESTang SDRAM controller and usage example for Tang Nano 20K☆49Updated last year
- Documenting the Microchip (Atmel) ATF15xx CPLD fuse maps and programming algorithms☆59Updated 6 months ago
- Cyclone V bitstream reverse-engineering project☆129Updated 2 years ago
- How to generate NTSC compliant(?) composite color video with an FPGA☆44Updated 5 years ago
- Next186 SoC PC☆16Updated 11 years ago
- Network based loader and flasher for Pano G2 devices☆15Updated 2 years ago
- DVI video out example for prjtrellis☆17Updated 6 years ago