zhiyisun / enable_arm_pmuLinks
Enable user-mode access to ARMv7/Linux performance counters
☆42Updated 8 years ago
Alternatives and similar repositories for enable_arm_pmu
Users that are interested in enable_arm_pmu are comparing it to the libraries listed below
Sorting:
- DRAM Bank-Aware Kernel Memory Allocator☆42Updated 6 months ago
- ARMv8 performance monitor from userspace☆78Updated 2 years ago
- Collection of synchronization micro-benchmarks and traces from infrastructure applications☆44Updated last month
- Machine-readable data describing Arm architecture and implementations. Includes JSON descriptions of implemented PMU events.☆54Updated 5 months ago
- Memory System Microbenchmarks☆63Updated 2 years ago
- Test suite for the Linux perf_event subsystem☆117Updated 3 weeks ago
- Memory Bandwidth Reservation System for Efficient Performance Isolation in Multi-core Processors☆52Updated last month
- Tools to track memory accesses in applications and visualize the patterns to reveal opportunities for optimization.☆92Updated 10 years ago
- Repeated access to L2-containable loops to look for snoop filter conflicts on Intel Skylake Xeon processors.☆29Updated 6 years ago
- A library for PCIe Transaction Layer☆58Updated 3 years ago
- An unofficial mirror of the core PARSEC 3.0 benchmark suite with patches to run on x86_64 Arch Linux and generalize builds.☆113Updated 3 years ago
- A test case for VFIO_PLATFORM currently based on the PL330 DMA controller. The effort on VFIO_PLATFORM has been partially funded by the S…☆13Updated 2 years ago
- ☆20Updated 5 years ago
- PCI device for qemu with mmio, pio, dma☆74Updated 8 years ago
- PTLsim and QEMU based Computer Architecture Research Simulator☆129Updated 3 years ago
- a Pin tool for collecting microarchitecture-independent workload characteristics☆60Updated last year
- Stable, non-KVM version of PTLsim.☆29Updated 9 years ago
- LMBench for ARC - based off of tarball from sourceforge, slightly modified for post-processing ease☆34Updated last year
- Gem5 implementation of "InvisiSpec", a defense mechanism of speculative execution attacks on cache hierarchy.☆60Updated 5 years ago
- ROB size testing utility☆155Updated 3 years ago
- Creating a custom PCI device in QEMU and a module for it in the Linux kernel.☆94Updated 11 years ago
- virtio example front-end and back-end☆34Updated 6 years ago
- User Space NVMe Driver☆25Updated 9 years ago
- Performance Monitoring for ARM using PMU - Cycle count, Cache misses, and more...☆31Updated 8 years ago
- A behavioural cache model for analysing the cache behaviour under side-channel attack.☆25Updated 2 weeks ago
- TACLe Benchmarks☆45Updated 8 months ago
- The repo contains the SPMP architectural specification, which includes capabilities like access control of read/write/execute requests by…☆17Updated last week
- Multi2Sim source code☆129Updated 6 years ago
- CoreSight trace stream decoder developed openly☆164Updated last week
- A set of synthetic benchmarks used in IEEE RTAS 2016 paper by Prathap et al.,☆16Updated 2 weeks ago