Alternatives and similar repositories for cssbristol.co.uk

Users that are interested in cssbristol.co.uk are comparing it to the libraries listed below

• BLu85 / AES-GCM-128-192-256-bits
  Configurable AES-GCM IP (128, 192, 256 bits)
  ☆38Updated 5 months ago
• battlecode / battlecode-scaffold-2017
  A scaffold for players of battlecode 2017
  ☆32Updated 8 years ago
• jguerinet / MyMartlet
  Android version of the unofficial McGill app MyMartlet.
  ☆10Updated 3 years ago
• martinjthompson / libv
  Useful set of library functions for VHDL
  ☆47Updated 12 years ago
• digital-design-hq / Digital-Resources
  ☆64Updated 4 years ago
• mvcisback / py-aiger
  py-aiger: A python library for manipulating sequential and combinatorial circuits encoded using `and` & `inverter` gates (AIGs).
  ☆49Updated last month
• chipsalliance / UHDM
  Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …
  ☆246Updated 5 months ago
• illinois / queue
  A microservice queue for holding open office hours
  ☆86Updated 9 months ago
• tdb-alcorn / chisel-formal
  ☆24Updated 4 years ago
• MJoergen / formal
  Playing around with Formal Verification of Verilog and VHDL
  ☆65Updated 4 years ago
• os-chip-design / os-chip-design
  ☆24Updated 3 years ago
• tscheipel / HaDes-V
  HaDes-V is an Open Educational Resource for learning microcontroller design. It guides you through creating a pipelined 32-bit RISC-V pro…
  ☆111Updated last week
• stnolting / neoTRNG
  🎲 A Tiny and Platform-Independent True Random Number Generator for any FPGA (and ASIC).
  ☆214Updated 2 months ago
• VerificationExcellence / verificationexcellence.github.io
  Verification Excellence Knowledge Sharing
  ☆24Updated 11 years ago
• kevinpt / symbolator
  HDL symbol generator
  ☆201Updated 3 years ago
• anishathalye / gavel
  A project expo judging system 📊
  ☆474Updated last month
• YosysHQ / sby
  SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows
  ☆488Updated this week
• ben-marshall / awesome-open-hardware-verification
  A List of Free and Open Source Hardware Verification Tools and Frameworks
  ☆588Updated last month
• tymonx / logic
  CMake, SystemVerilog and SystemC utilities for creating, building and testing RTL projects for FPGAs and ASICs.
  ☆286Updated 6 years ago
• hVHDL / hVHDL_gigabit_ethernet
  VHDL library for synthesizable minimal gigabit ethernet with RGMII interface, minimal ethernet, ip and udp header parsers.
  ☆17Updated last year
• harpreetbhatia / sv_practice
  Practice exercises for SystemVerilog, UVM ..
  ☆26Updated 5 years ago
• PiJoules / MIPS-processor
  MIPS processor designed in VHDL
  ☆56Updated 10 years ago
• g2384 / VHDLFormatter
  VHDL formatter web online written in typescript
  ☆57Updated 3 years ago
• cjdrake / pyeda
  Python EDA
  ☆341Updated last year
• lf-lang / playground-lingua-franca
  Try Lingua Franca now!
  ☆21Updated 2 weeks ago
• pulp-platform / morty
  A SystemVerilog source file pickler.
  ☆60Updated last year
• wicker / SystemVerilog-Constructs
  Examples of unions, interfaces, and assertions in SystemVerilog
  ☆13Updated 12 years ago
• The-OpenROAD-Project / megaboom
  ☆33Updated last week
• fossi-foundation / fossi-foundation.github.io
  FOSSi Foundation Website
  ☆18Updated last year
• uobdv / Design-Verification
  Course content for the University of Bristol Design Verification course.
  ☆63Updated 4 months ago