cjdrake / boolexpr
Boolean Expressions
☆20Updated 6 years ago
Related projects ⓘ
Alternatives and complementary repositories for boolexpr
- A low-level intermediate representation for hardware description languages☆25Updated 4 years ago
- RISC-V port of LLVM Linker☆24Updated 6 years ago
- GNU Superoptimizer Version 2☆25Updated 3 years ago
- A SAT solver implementation in VHDL, team tussle☆20Updated 8 years ago
- Polyhedral Compilation tool for High Level Synthesis.☆10Updated 10 years ago
- A minimalistic and high-performance SAT solver☆26Updated last year
- Extensions for Eli Bendersky's pycparser☆83Updated 3 months ago
- SAT instance generator for SHA-1☆47Updated 3 years ago
- The BERI and CHERI processor and hardware platform☆46Updated 7 years ago
- A research platform and active library for generalised SAT solving☆33Updated last month
- A domain-specific language and compiler for image processing☆76Updated 3 years ago
- A Verilog parser for Haskell.☆33Updated 3 years ago
- The Pseudo-Boolean Solver MiniSat+☆27Updated 12 years ago
- llvm opt fuzzer and bounded exhaustive test generator☆39Updated 2 years ago
- C++ truth table library☆51Updated 7 months ago
- An online Verilog IDE based on YosysJS.☆24Updated 8 years ago
- AST - Extractor for LLVM☆18Updated 3 years ago
- A highly extensible ARM {e,si}mulator☆28Updated 3 weeks ago
- An implementation of a SAT solver using the CUDA library☆15Updated 6 years ago
- ☆12Updated 3 years ago
- firrtlator is a FIRRTL C++ library☆21Updated 7 years ago
- A set of tools for visualizing and inspecting LLVM bitcode modules☆31Updated 9 years ago
- DyRACT Open Source Repository☆16Updated 8 years ago
- Performance Counter Measurements at the cycle granularity☆18Updated 3 years ago
- Automatic problem solver based on circuit-like representation and genetic programming☆13Updated 6 years ago
- Example implementation of Arm's Architecture Specification Language (ASL)☆110Updated 5 years ago
- Sigmoid Numbers backed by IEEE Floats☆16Updated 7 years ago
- Work towards a "golden model" of the RISC-V calling convention(s)☆10Updated 7 years ago
- Mirror kept for legacy. Moved to https://github.com/llvm/llvm-project☆25Updated 5 years ago
- A simple VM to play with OSR in LLVM☆14Updated 7 years ago