《互联网络原理与实践（中文翻译）》Principles and Practices of Interconnection Networks
☆31Nov 20, 2020Updated 5 years ago
Alternatives and similar repositories for Principles-and-Practices-of-Interconnection-Networks--Chinese
Users that are interested in Principles-and-Practices-of-Interconnection-Networks--Chinese are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- TACOS: [T]opology-[A]ware [Co]llective Algorithm [S]ynthesizer for Distributed Machine Learning☆37Jun 13, 2025Updated last year
- Parallel_Computer_Architecture经典书籍☆17May 13, 2022Updated 4 years ago
- Project repo for the POSH on-chip network generator☆53Mar 18, 2025Updated last year
- For CPU experiment☆14Feb 23, 2021Updated 5 years ago
- AFPQ code implementation☆23Nov 6, 2023Updated 2 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- double_fpu_verilog☆21Jul 17, 2014Updated 11 years ago
- Code for DCT_SNN, an input encoding scheme for SNNs using DCT☆21Sep 30, 2021Updated 4 years ago
- GPU-accelerated LLM Training Simulator☆22Jun 26, 2025Updated last year
- ☆25Jun 11, 2025Updated last year
- This github repository summarizes relevant papers for shift left techniques in electronic design automation (EDA).☆32Jun 17, 2026Updated 2 weeks ago
- A type-safe, formally verifiable HDL compiler in Lean 4. Inspired by Clash, built for high-assurance hardware synthesis.☆84Jun 27, 2026Updated last week
- enchmarking Large Language Models' Resistance to Malicious Code☆18Apr 23, 2026Updated 2 months ago
- SystemVerilog IPs and Modules for architectural redundancy designs.☆21Updated this week
- Meeting materials☆24Jun 3, 2026Updated last month
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A simple implementation of locality sensitive hashing in python☆25Feb 4, 2017Updated 9 years ago
- Tutorial Material from the SST Team☆27Aug 5, 2025Updated 11 months ago
- The repo holds the draft non-ISA Server SoC specification being developed by the Server SoC specification TG and to release intermediate …☆34May 22, 2026Updated last month
- TuRTLe: A Unified Evaluation of LLMs for RTL Generation 🐢 (MLCAD 2025)☆44Feb 23, 2026Updated 4 months ago
- ☆22Nov 3, 2025Updated 8 months ago
- Examples showing how to utilize the NVML library for GPU monitoring☆29May 31, 2022Updated 4 years ago
- RISC-V IOMMU in verilog☆22Jun 18, 2022Updated 4 years ago
- rv8 benchmark suite☆25Jul 30, 2020Updated 5 years ago
- RISC-V IOMMU Demo (Linux & Bao)☆24Dec 5, 2023Updated 2 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- ESP32 + MLX90640 IR Camera using the native ESP-IDF☆12Mar 28, 2020Updated 6 years ago
- ☆15May 22, 2024Updated 2 years ago
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆25Aug 23, 2021Updated 4 years ago
- A Chisel RTL generator for network-on-chip interconnects☆232Nov 7, 2025Updated 7 months ago
- CLI tool for RTL design space exploration on top of Vivado☆15Jun 5, 2023Updated 3 years ago
- This repository contains the specification source for the RISC-V IOPMP Specification. This document proposes a Physical Memory Protectio…☆40Mar 7, 2026Updated 3 months ago
- COCCL: Compression and precision co-aware collective communication library☆35Mar 16, 2025Updated last year
- Demo host and enclave applications exercising most functionality.☆33Jun 12, 2023Updated 3 years ago
- Open-source AMBA CHI infrastructures (supporting Issue B, E.b)☆39Jun 23, 2026Updated last week
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Network on Chip Simulator☆325Jun 9, 2026Updated 3 weeks ago
- Eyrie enclave runtime kernel☆37Aug 2, 2023Updated 2 years ago
- ☆38Jun 3, 2024Updated 2 years ago
- Interface Xilinx XDMA PCIe with DDR3 using MIG-IP on Artix-7 FPGA using Nitefury dev board☆18Apr 13, 2022Updated 4 years ago
- Share short notes with just a link. No database. No storage!☆19Sep 18, 2025Updated 9 months ago
- ☆47Aug 23, 2021Updated 4 years ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆21Apr 23, 2026Updated 2 months ago