arcana-lab / memoirLinks
A case for representing data collections and objects in the LLVM IR
☆21Updated last month
Alternatives and similar repositories for memoir
Users that are interested in memoir are comparing it to the libraries listed below
Sorting:
- UB-aware interpreter for LLVM debugging☆31Updated 2 months ago
- A translation validation framework for MLIR☆89Updated 8 months ago
- Embedded Universal DSL: a good DSL for us, by us☆58Updated this week
- An LLVM IR dataset for data-driven compiler optimization research☆72Updated this week
- ☆37Updated 3 months ago
- ☆63Updated last year
- Always-Correct and Fast Incremental Builds from Simple Specifications☆92Updated last year
- A description of Minotaur can be found in https://arxiv.org/abs/2306.00229.☆119Updated 2 months ago
- An experimental optimizing compiler for Bril using egglog☆81Updated 2 weeks ago
- A toy compiler for NumPy array expressions that uses e-graphs and MLIR☆112Updated 4 months ago
- Intel® Instrumentation and Tracing Technology (ITT) and Just-In-Time (JIT) APIs☆126Updated last week
- An awesome list of e-graph resources☆268Updated last week
- 💀 The former home of clangir, now part of the official LLVM incubator. See website below for details.☆155Updated 3 years ago
- Symbolic execution tool for Sail ISA specifications☆79Updated 3 months ago
- Website for CS 265☆32Updated 11 months ago
- Rewrite Rule Inference Using Equality Saturation☆148Updated 6 months ago
- A pure, low-level tensor program representation enabling tensor program optimization via program rewriting. See the web demo at https://g…☆72Updated 6 months ago
- Interpreter and compiler for the ISA specification language "Architecture Specification Language" (ASL)☆24Updated 3 months ago
- Generic model checker for concurrent C programs (mirror repository)☆163Updated 2 weeks ago
- Automatically generate a compiler using equality saturation☆34Updated last year
- outline and links for PLDI 2022 tutorial☆17Updated 3 years ago
- Fork of LLVM adding CHERI support☆58Updated last week
- A program synthesis framework for verified lifting applications☆57Updated 6 months ago
- A fast RISC-V emulator based on the RISC-V Sail model, and an experimental ARM one☆82Updated last week
- MimIR is my Intermediate Representation☆84Updated this week
- A research compiler for exploring the Regionalized Value State Dependence Graph (RVSDG) intermediate representation☆72Updated this week
- KernelFaRer: Replacing Native-Code Idioms with High-Performance Library Calls☆12Updated 3 months ago
- Course website for Systems Verification Fall 2024☆13Updated 5 months ago
- A enumerator for MLIR, relying on the information given by IRDL.☆20Updated last week
- Online demo without installing at - https://buildit.so/tryit☆186Updated 2 weeks ago