arcana-lab / memoir

Related projects: ⓘ

• gussmith23 / lakeroad
  FPGA synthesis tool powered by program synthesis
  ☆37Updated this week
• aqjune / mlir-tv
  A translation validation framework for MLIR
  ☆71Updated last year
• cucapra / dahlia
  Time-sensitive affine types for predictable hardware generation
  ☆128Updated 2 months ago
• cucapra / diospyros
  Search-based compiler for high-performance DSP programming
  ☆56Updated 10 months ago
• ychen306 / vegen
  ☆26Updated last year
• gussmith23 / glenside
  A pure, low-level tensor program representation enabling tensor program optimization via program rewriting. See the web demo at https://g…
  ☆69Updated 3 months ago
• arcana-lab / noelle
  NOELLE Offers Empowering LLVM Extensions
  ☆75Updated this week
• CTSRD-CHERI / sail-cheri-riscv
  CHERI-RISC-V model written in Sail
  ☆55Updated this week
• cucapra / turnt
  simple snapshot-style integration testing for commands
  ☆65Updated 2 months ago
• opencompl / dyn-dialect
  A repository to test dialects defined dynamically.
  ☆12Updated last year
• tobiasgrosser / islplot
  Library to plot integer sets and maps
  ☆47Updated 7 years ago
• mangpo / greenthumb
  ☆83Updated 2 years ago
• kumasento / polymer
  Bridging polyhedral analysis tools to the MLIR framework
  ☆99Updated last year
• vegaluisjose / reticle
  ☆41Updated 3 years ago
• uwplse / ruler
  Rewrite Rule Inference Using Equality Saturation
  ☆113Updated 3 months ago
• hernanponcedeleon / Dat3M
  A verification tool for many memory models
  ☆74Updated this week
• llvm / vscode-mlir
  ☆50Updated 4 months ago
• camel-cdr / rvv-bench-results
  A collection of RISC-V Vector (RVV) benchmarks to help developers write portably performant RVV code. (Results)
  ☆25Updated last week
• NVlabs / ptxmemorymodel
  ☆44Updated 5 years ago
• mit-plv / koika
  A core language for rule-based hardware design 🦑
  ☆138Updated last week
• opencompl / mlir-fuzz
  A enumerator for MLIR, relying on the information given by IRDL.
  ☆16Updated this week
• riscv / riscv-j-extension
  Working Draft of the RISC-V J Extension Specification
  ☆161Updated this week
• uwplse / rake
  compiling DSLs to high-level hardware instructions
  ☆20Updated last year
• iree-org / iree-bare-metal-arm
  Example for running IREE in a bare-metal Arm environment.
  ☆22Updated this week
• cucapra / filament
  Fearless hardware design
  ☆139Updated this week
• rems-project / rmem
  rmem public repo
  ☆40Updated last month
• CTSRD-CHERI / llvm-project
  Fork of LLVM adding CHERI support
  ☆46Updated last week
• David-Durst / embeddedHaskellAetherling
  ☆24Updated last year
• daniellustig / riscv-memory-model
  A formalization of the RVWMO (RISC-V) memory model
  ☆30Updated 2 years ago
• pydrofoil / pydrofoil
  A fast RISC-V emulator based on the RISC-V Sail model, and an experimental ARM one
  ☆42Updated this week