alugupta / ACTLinks
ACT An Architectural Carbon Modeling Tool for Designing Sustainable Computer Systems
☆12Updated 2 years ago
Alternatives and similar repositories for ACT
Users that are interested in ACT are comparing it to the libraries listed below
Sorting:
- An EDM-enabled PHY + a rack-level network simulator☆11Updated 8 months ago
- ☆13Updated 3 years ago
- [TBD] "m4: A Learned Flow-level Network Simulator" by Chenning Li, Anton A. Zabreyko, Arash Nasr-Esfahany, Kevin Zhao, Prateesh Goyal, Mo…☆15Updated last week
- The accelerometer analytical model published in ASPLOS 2020 (Accelerometer: Understanding Acceleration Opportunities forData Center Overh…☆15Updated 5 years ago
- A Throughput-Centric View of the Performance of Datacenter Topologies [SIGCOMM'21]☆9Updated 4 years ago
- BEER determines an ECC code's parity-check matrix based on the uncorrectable errors it can cause. BEER targets Hamming codes that are use…☆19Updated 4 years ago
- Code released to accompany the ISCA paper: "T4: Compiling Sequential Code for Effective Speculative Parallelization in Hardware"☆29Updated 3 years ago
- ☆24Updated 4 years ago
- A source-to-source compiler for optimizing CUDA dynamic parallelism by aggregating launches☆15Updated 6 years ago
- HW/SW co-designed end-host RPC stack☆20Updated 3 years ago
- PyTorch compilation tutorial covering TorchScript, torch.fx, and Slapo☆18Updated 2 years ago
- Artifacts for ATC '22 paper "Faster Software Packet Processing on FPGA NICs with eBPF Program Warping"☆17Updated 3 years ago
- FPGA-based HyperLogLog Accelerator☆12Updated 5 years ago
- ACT An Architectural Carbon Modeling Tool for Designing Sustainable Computer Systems☆40Updated 3 weeks ago
- SmartNIC☆14Updated 6 years ago
- ☆15Updated 2 years ago
- Distributed SDDMM Kernel☆11Updated 3 years ago
- This simulator models multi core systems, intended primarily for studies on main memory management techniques. It models a trace-based ou…☆10Updated 9 years ago
- ETHZ Heterogeneous Accelerated Compute Cluster.☆36Updated 4 months ago
- ☆34Updated 4 years ago
- A Coq framework to support structural design and proof of hardware cache-coherence protocols☆14Updated 3 years ago
- A machine model for line-rate programmable switches☆24Updated 8 years ago
- https://nvmexplorer.seas.harvard.edu NVMExplorer is a cross-stack design space exploration framework for evaluating and comparing on-chip…☆18Updated last year
- Characterizing and Modeling Non-Volatile Memory Systems [MICRO'20, TopPicks'21]☆33Updated 3 years ago
- ☆15Updated 5 years ago
- ☆25Updated 5 years ago
- RPCNIC: A High-Performance and Reconfigurable PCIe-attached RPC Accelerator [HPCA2025]☆11Updated 8 months ago
- The Domino compiler to run packet programs on pipelined switches☆29Updated 4 years ago
- Linux source code for ISCA 2020 paper "Enhancing and Exploiting Contiguity for Fast Memory Virtualization"☆18Updated 4 years ago
- Quicksilver superpage management system☆11Updated 4 years ago