alugupta / ACTLinks
ACT An Architectural Carbon Modeling Tool for Designing Sustainable Computer Systems
☆12Updated 2 years ago
Alternatives and similar repositories for ACT
Users that are interested in ACT are comparing it to the libraries listed below
Sorting:
- ACT An Architectural Carbon Modeling Tool for Designing Sustainable Computer Systems☆40Updated 3 weeks ago
- https://nvmexplorer.seas.harvard.edu NVMExplorer is a cross-stack design space exploration framework for evaluating and comparing on-chip…☆18Updated 11 months ago
- An EDM-enabled PHY + a rack-level network simulator☆10Updated 5 months ago
- The accelerometer analytical model published in ASPLOS 2020 (Accelerometer: Understanding Acceleration Opportunities forData Center Overh…☆15Updated 5 years ago
- ☆24Updated 4 years ago
- HW/SW co-designed end-host RPC stack☆20Updated 3 years ago
- ETHZ Heterogeneous Accelerated Compute Cluster.☆34Updated 2 months ago
- Code released to accompany the ISCA paper: "T4: Compiling Sequential Code for Effective Speculative Parallelization in Hardware"☆28Updated 3 years ago
- [TBD] "m4: A Learned Flow-level Network Simulator" by Chenning Li, Anton A. Zabreyko, Arash Nasr-Esfahany, Kevin Zhao, Prateesh Goyal, Mo…☆10Updated 2 weeks ago
- ☆13Updated 10 years ago
- TRAGEN: A Synthetic Trace Generator for Realistic Cache Simulations☆19Updated last year
- Creating beautiful gem5 simulations☆49Updated 4 years ago
- ☆30Updated this week
- ☆16Updated last year
- This adds partial support of AVX2 and AVX-512 to gem5.☆15Updated last year
- Benchmark suite containing cache filtered traces for use with Ramulator. These include some of the workloads used in our SIGMETRICS 2019 …☆22Updated 4 years ago
- Near-storage compute aware file system and FPGA operator pipelines.☆29Updated 3 years ago
- ☆14Updated 2 years ago
- A Programmable Hardware Architecture for Network Transport Logic☆35Updated 3 years ago
- ☆19Updated 4 years ago
- Implementation of our proposed defense strategy against adversarial attacks "Defensive Approximation (DA)"☆8Updated 3 years ago
- RPCNIC: A High-Performance and Reconfigurable PCIe-attached RPC Accelerator [HPCA2025]☆11Updated 5 months ago
- Designing directory cache coherence protocols is complicated because coherence transactions are not atomic in modern multicore processors…☆16Updated 3 years ago
- BEER determines an ECC code's parity-check matrix based on the uncorrectable errors it can cause. BEER targets Hamming codes that are use…☆19Updated 4 years ago
- A PIM instrumentation, compilation, execution, simulation, and evaluation repository for BLIMP-style architectures.☆18Updated 3 years ago
- ☆25Updated last year
- A fast, accurate, and easy-to-integrate memory simulator that model memory system performance with bandwidth--latency curves.☆24Updated last month
- (elastic) cuckoo hashing☆14Updated 4 years ago
- Tutorial Material from the SST Team☆19Updated this week
- A simulation framework for modeling efficiency of Graph Neural Network Dataflows☆22Updated 3 months ago