A minimalistic and high-performance SAT solver
☆26Mar 4, 2024Updated 2 years ago
Alternatives and similar repositories for minisat
Users that are interested in minisat are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- easter egg is a flexible, high-performance e-graph library with support of multiple additional assumptions at once☆13Mar 27, 2025Updated last year
- IC3 reference implementation: a short, simple, fairly competitive implementation of IC3. Read it, tune it, extend it, play with it.☆69May 31, 2015Updated 11 years ago
- A generic parser and tool package for the BTOR2 format.☆48Sep 18, 2025Updated 9 months ago
- Interesting papers☆11Jun 22, 2024Updated 2 years ago
- Collection of Distributed Protocol Verification Problems☆15Apr 27, 2024Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆14Jan 3, 2018Updated 8 years ago
- Artifact for paper "Chronosymbolic: Efficient CHC Solving with Symbolic Reasoning and Inductive Learning" in Python☆11Aug 4, 2024Updated last year
- Random Generator of Btor2 Files☆10Sep 2, 2023Updated 2 years ago
- FPGA synthesis tool powered by equality saturation and program synthesis.☆14Jan 9, 2026Updated 5 months ago
- Symbolic Geometric Algebra with E-Graphs☆20May 2, 2026Updated last month
- Control Logic Synthesis: Drawing the Rest of the OWL☆13Jun 17, 2024Updated 2 years ago
- A modular library for CDCL(T) SMT solvers, with [wip] proof generation.☆27May 13, 2026Updated last month
- Logic Synthesis System from UC Berkeley (Unofficial Distribution)☆15Jun 4, 2019Updated 7 years ago
- GPU model checker☆13Apr 17, 2019Updated 7 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Collection of utlities for writing parsers. Includes a fast DIMACS CNF parser.☆15Nov 19, 2024Updated last year
- The DRAT-trim proof checker☆71Nov 25, 2024Updated last year
- C++ implementation of FRAIGs. Won the 1st place in 2018 Cadence-sponsored contest in NTU DSnP.☆10Oct 21, 2020Updated 5 years ago
- Using e-graphs to synthesize netlists from boolean logic.☆14Jul 26, 2023Updated 2 years ago
- Integer Multiplier Generator for Verilog☆25Jul 4, 2025Updated 11 months ago
- ☆21May 11, 2023Updated 3 years ago
- ☆16Jul 3, 2023Updated 2 years ago
- Parallel SAT solver that won the SAT Competition 2022 by a large margin (24% faster than the 2nd ranked solver)☆25Dec 6, 2022Updated 3 years ago
- Implementation of the IC3 / Property Directed Reachability algorithm using the the Z3 SMT solver.☆18Apr 30, 2016Updated 10 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Cell Layout Generation for DTCO/STCO Exploration Toolkit☆26May 24, 2025Updated last year
- LLM-Assisted Hardware Formal Verification Tool☆110Updated this week
- ASIC Design kit for Skywater 130 for use with mflowgen☆15Mar 12, 2023Updated 3 years ago
- A fork of the Kissat SAT solver with additional features. Supports incremental solving.☆17Aug 13, 2022Updated 3 years ago
- SATZilla SAT feature extraction tool☆14Mar 23, 2026Updated 3 months ago
- rIC3 model checker for Hardware Model Checking Competition 2024(HWMCC'24) submission☆12Jul 4, 2025Updated 11 months ago
- ☆26May 17, 2024Updated 2 years ago
- ☆11Oct 28, 2020Updated 5 years ago
- SRI Sally: A model checker for infinite-state systems.☆78Jul 31, 2025Updated 10 months ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- ☆19Nov 21, 2019Updated 6 years ago
- ☆12Mar 1, 2025Updated last year
- A case study of a continuous-time Delta-Sigma modulator including system-level simulations/design of the CT-DSM, circuit-design of the fr…☆14Apr 14, 2026Updated 2 months ago
- JKind - An infinite-state model checker for safety properties in Lustre☆56Jul 3, 2025Updated 11 months ago
- A minimalistic and high-performance SAT solver☆1,172Apr 28, 2024Updated 2 years ago
- Synthesiser for Asynchronous Verilog Language☆20Oct 29, 2014Updated 11 years ago
- LLVM assembly syntax highlighting and snippets☆15Jan 24, 2026Updated 5 months ago