A minimalistic and high-performance SAT solver
☆26Mar 4, 2024Updated 2 years ago
Alternatives and similar repositories for minisat
Users that are interested in minisat are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- easter egg is a flexible, high-performance e-graph library with support of multiple additional assumptions at once☆13Mar 27, 2025Updated last year
- IC3 reference implementation: a short, simple, fairly competitive implementation of IC3. Read it, tune it, extend it, play with it.☆67May 31, 2015Updated 10 years ago
- A generic parser and tool package for the BTOR2 format.☆47Sep 18, 2025Updated 7 months ago
- Interesting papers☆11Jun 22, 2024Updated last year
- Collection of Distributed Protocol Verification Problems☆15Apr 27, 2024Updated last year
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- ☆14Jan 3, 2018Updated 8 years ago
- Artifact for paper "Chronosymbolic: Efficient CHC Solving with Symbolic Reasoning and Inductive Learning" in Python☆11Aug 4, 2024Updated last year
- Random Generator of Btor2 Files☆10Sep 2, 2023Updated 2 years ago
- Symbolic Geometric Algebra with E-Graphs☆19Oct 11, 2023Updated 2 years ago
- Control Logic Synthesis: Drawing the Rest of the OWL☆13Jun 17, 2024Updated last year
- A modular library for CDCL(T) SMT solvers, with [wip] proof generation.☆26Mar 19, 2026Updated last month
- Logic Synthesis System from UC Berkeley (Unofficial Distribution)☆15Jun 4, 2019Updated 6 years ago
- Collection of utlities for writing parsers. Includes a fast DIMACS CNF parser.☆15Nov 19, 2024Updated last year
- GPU model checker☆13Apr 17, 2019Updated 7 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- The DRAT-trim proof checker☆68Nov 25, 2024Updated last year
- C++ implementation of FRAIGs. Won the 1st place in 2018 Cadence-sponsored contest in NTU DSnP.☆10Oct 21, 2020Updated 5 years ago
- Using e-graphs to synthesize netlists from boolean logic.☆14Jul 26, 2023Updated 2 years ago
- Integer Multiplier Generator for Verilog☆24Jul 4, 2025Updated 9 months ago
- ☆20May 11, 2023Updated 2 years ago
- ☆16Jul 3, 2023Updated 2 years ago
- Parallel SAT solver that won the SAT Competition 2022 by a large margin (24% faster than the 2nd ranked solver)☆25Dec 6, 2022Updated 3 years ago
- Implementation of the IC3 / Property Directed Reachability algorithm using the the Z3 SMT solver.☆18Apr 30, 2016Updated 9 years ago
- Noq is an online logic puzzle solver using Python and clasp!☆12Oct 12, 2025Updated 6 months ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- LLM-Assisted Hardware Formal Verification Tool☆101Updated this week
- Cell Layout Generation for DTCO/STCO Exploration Toolkit☆24May 24, 2025Updated 10 months ago
- ASIC Design kit for Skywater 130 for use with mflowgen☆14Mar 12, 2023Updated 3 years ago
- rIC3 model checker for Hardware Model Checking Competition 2024(HWMCC'24) submission☆12Jul 4, 2025Updated 9 months ago
- SATZilla SAT feature extraction tool☆13Mar 23, 2026Updated 3 weeks ago
- A fork of the Kissat SAT solver with additional features. Supports incremental solving.☆17Aug 13, 2022Updated 3 years ago
- A collection of useful TLA+ operators☆21Feb 15, 2018Updated 8 years ago
- ☆26May 17, 2024Updated last year
- ☆11Oct 28, 2020Updated 5 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- ☆17Nov 21, 2019Updated 6 years ago
- ☆12Mar 1, 2025Updated last year
- A case study of a continuous-time Delta-Sigma modulator including system-level simulations/design of the CT-DSM, circuit-design of the fr…☆12Updated this week
- JKind - An infinite-state model checker for safety properties in Lustre☆55Jul 3, 2025Updated 9 months ago
- A minimalistic and high-performance SAT solver☆1,156Apr 28, 2024Updated last year
- Synthesiser for Asynchronous Verilog Language☆20Oct 29, 2014Updated 11 years ago
- ☆17Mar 9, 2024Updated 2 years ago