aaanthonyyy / CircuitNet
A hand-drawn schematic sketch recognizer and converter. Traditional object detection techniques built using OpenCV; deep learning classification powered by TensorFlow 2 using the Keras API.
☆37Updated last month
Alternatives and similar repositories for CircuitNet:
Users that are interested in CircuitNet are comparing it to the libraries listed below
- final project that propose a way to convert hand-drawn circuit to computer schematic☆79Updated 6 years ago
- A browser-based SPICE circuit simulator☆116Updated 2 weeks ago
- Analog and RF blocks on Skywaters 130nm☆11Updated 2 years ago
- Python (3.5) tool to convert .asc files into circuiTikz graphics☆106Updated 2 years ago
- Arbitrary Cell Generator enables parametrized grid-free circuit layout creation☆15Updated 4 years ago
- Parsing and generating popular formats of circuit netlist☆32Updated 2 years ago
- Open-source version of SLiCAP, implemented in python☆36Updated 4 months ago
- Use python for designing circuits (experimental) (deprecated in favor of https://electron-lang.org)☆58Updated 2 years ago
- An innovative Verilog-A compiler☆147Updated 7 months ago
- skywater 130nm pdk☆27Updated 2 weeks ago
- Data exchange for transistor objects generated and managed with Transistor_Database☆11Updated 2 years ago
- Reads a Cadence techfile into KLayout and produces layer properties from it☆23Updated last year
- This library is a low level parser for the OpenAccess file format.☆15Updated 7 years ago
- Easy access to OpenSource TCAD Tools☆37Updated 2 years ago
- ADMS is a code generator for the Verilog-AMS language☆99Updated 2 years ago
- TCAD Semiconductor Device Simulator☆192Updated 3 months ago
- SPICE for the 21st Century☆30Updated 2 years ago
- Python tools for signal integrity applications☆142Updated this week
- Skywater 130nm Klayout Device Generators PDK☆31Updated 8 months ago
- SPICE netlist visualizer☆49Updated last week
- Symbolic Circuit Analysis with MATLAB☆43Updated last year
- Automatic generation of real number models from analog circuits☆39Updated last year
- Verilog-A simulation models☆66Updated 3 months ago
- Converts GDSII files to STL files.☆43Updated 4 years ago
- This library is an attempt to make transistor sizing for Analog design less painful.☆17Updated last year
- An automatic schematic generation tool which generates schematics from a SPICE netlist, usually of output from qflow.☆23Updated 4 years ago
- Reinforcement learning assisted analog layout design flow.☆20Updated 9 months ago
- This project is dedicated to building an ElectroMagnetic workbench for FreeCAD. FreeCAD is a free 3D parametric CAD. FreeCAD is used as p…☆62Updated 11 months ago
- design and verification of asynchronous circuits☆19Updated 2 weeks ago
- ☆22Updated 4 years ago