A CPU on an FPGA that you can play Zork on
☆51Dec 31, 2016Updated 9 years ago
Alternatives and similar repositories for plugh-1
Users that are interested in plugh-1 are comparing it to the libraries listed below
Sorting:
- A Z80 Instruction Set Exerciser for CP/M-80☆12Jun 15, 2025Updated 8 months ago
- Some beginner projects using verilog HDL, along with some documentation on basic syntax☆13Jun 13, 2021Updated 4 years ago
- RiSC 16 is a simple 16 bit instruction set with 8 instructions and 3 instruction formats. This is an RTL implementation in verilog, instr…☆12Jan 24, 2022Updated 4 years ago
- Config files for my GitHub profile.☆30Jun 19, 2022Updated 3 years ago
- Building a RISC-V processor out of LSI logic☆93Apr 14, 2021Updated 4 years ago
- Code to accompany Kindle E-Book "Build Your Own Computer - From Scratch"☆17May 25, 2019Updated 6 years ago
- Design Verification Engineer interview preparation guide.☆44Jul 20, 2025Updated 7 months ago
- C64 PLA implementation in VHDL☆25Nov 14, 2021Updated 4 years ago
- Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU☆15Feb 23, 2026Updated 2 weeks ago
- Code + notes for a 6502-based breadboard computer.☆29Aug 4, 2015Updated 10 years ago
- Dual-core RISC-V SoC with JTAG, atomics, SDRAM☆26Jan 1, 2022Updated 4 years ago
- A simple risc-v CPU /GPU running on an Arty A7-100T FPGA board☆33Jun 30, 2021Updated 4 years ago
- 7 track standard cells for GF180MCU provided by GlobalFoundries.☆27Dec 1, 2022Updated 3 years ago
- A self-hosting Forth for J1-style CPUs☆27Sep 2, 2023Updated 2 years ago
- Forth for the 8051☆33Dec 28, 2017Updated 8 years ago
- Cycle accurate FPGA implementation of various 6502 CPU variants☆28May 7, 2022Updated 3 years ago
- Optimized RISC-V FP emulation for 32-bit processors☆36May 26, 2021Updated 4 years ago
- Accelerating the AES algorithm on an FPGA and comparing the speedup with both AES and Modified AES algorithms☆33Dec 10, 2021Updated 4 years ago
- to study xilinx fpga using Zybo Z7-20 board☆14Mar 13, 2024Updated last year
- Angstrom repository with updated layers file☆11Jul 9, 2021Updated 4 years ago
- ☆34Aug 31, 2022Updated 3 years ago
- ☆33Aug 7, 2025Updated 7 months ago
- ☆41Apr 28, 2019Updated 6 years ago
- An Open-Source Design and Verification Environment for RISC-V☆87Apr 21, 2021Updated 4 years ago
- Ben Eaters SAP-1 Architecture Implemented by Me.☆13May 17, 2023Updated 2 years ago
- PC based on 65816☆16Jul 9, 2022Updated 3 years ago
- Makes it easy to convert Python data structures to JSON strings suitable for flot series and options☆25Sep 26, 2012Updated 13 years ago
- A native iOS double slider for Titanium Mobile.☆27Feb 22, 2016Updated 10 years ago
- Procyon is the brightest star in the constellation of Canis Minor. But it's also the name of my RISC-V out-of-order processor.☆12Apr 6, 2023Updated 2 years ago
- EBAZ4205 is Xilinx Zynq based mining board used in Ebang Ebit E9+ bitcoin miner machine.☆10Jan 18, 2022Updated 4 years ago
- A low-cost remote vital signs monitor for home patients☆12Feb 19, 2026Updated 2 weeks ago
- An open source 3GPP LTE implementation. (GitHub import of https://sourceforge.net/projects/openlte/)☆10Mar 7, 2017Updated 9 years ago
- ☆11Nov 13, 2022Updated 3 years ago
- ☆40Jan 23, 2024Updated 2 years ago
- A disassembler for 8080 byte code running as a static browser based application with no server components☆14Apr 23, 2024Updated last year
- Transformation Matrix Implementation☆10Feb 6, 2015Updated 11 years ago
- ☆11Nov 18, 2021Updated 4 years ago
- A library to run your Arduino code on a desktop OS☆11Nov 6, 2022Updated 3 years ago
- A clone of Uber/Lyft☆15Sep 22, 2018Updated 7 years ago