A CPU on an FPGA that you can play Zork on
☆51Dec 31, 2016Updated 9 years ago
Alternatives and similar repositories for plugh-1
Users that are interested in plugh-1 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- RiSC 16 is a simple 16 bit instruction set with 8 instructions and 3 instruction formats. This is an RTL implementation in verilog, instr…☆12Jan 24, 2022Updated 4 years ago
- Building a RISC-V processor out of LSI logic☆93Apr 14, 2021Updated 5 years ago
- A Z80 Instruction Set Exerciser for CP/M-80☆19Jun 15, 2025Updated last year
- A SoC for DOOM☆20Apr 11, 2021Updated 5 years ago
- Some beginner projects using verilog HDL, along with some documentation on basic syntax☆14Jun 13, 2021Updated 5 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Software and resources to help Purdue students (and others) continue developing with SystemVerilog after losing access to proprietary too…☆17Jun 13, 2021Updated 5 years ago
- 9-bit SAR in skywater 130 nm☆18Jan 15, 2025Updated last year
- MSX1 cloned in FPGA☆43Jan 8, 2024Updated 2 years ago
- Dual-core RISC-V SoC with JTAG, atomics, SDRAM☆26Jan 1, 2022Updated 4 years ago
- A simple risc-v CPU /GPU running on an Arty A7-100T FPGA board☆35Jun 30, 2021Updated 5 years ago
- Code to accompany Kindle E-Book "Build Your Own Computer - From Scratch"☆17May 25, 2019Updated 7 years ago
- Python app to extract a netlist of NMOS transistors from an Inkscape diagram.☆57Apr 22, 2018Updated 8 years ago
- This is a simple UART echo test for the iCEstick Evaluation Kit☆41Dec 30, 2018Updated 7 years ago
- Share JTAG chain within RISCV core and Xilinx FPGA.☆10Sep 17, 2019Updated 7 years ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- A self-hosting Forth for J1-style CPUs☆30Sep 2, 2023Updated 3 years ago
- A simple spidergon network-on-chip with wormhole switching feature☆13Mar 22, 2021Updated 5 years ago
- 7 track standard cells for GF180MCU provided by GlobalFoundries.☆29Dec 1, 2022Updated 3 years ago
- Standalone C compiler for RISC-V and ARM☆102May 1, 2024Updated 2 years ago
- C64 PLA implementation in VHDL☆27Nov 14, 2021Updated 4 years ago
- Forth for the 8051☆34Dec 28, 2017Updated 8 years ago
- Angstrom repository with updated layers file☆11Jul 9, 2021Updated 5 years ago
- ☆10Sep 24, 2025Updated last year
- Minimal ZX Spectrum for Ulx3s ECP5 board☆12May 7, 2020Updated 6 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- ☆12Feb 28, 2026Updated 7 months ago
- Z80 diassembler/assembler/emulator in golang☆12Oct 28, 2024Updated last year
- Typhoon GPU on FPGA☆13Aug 22, 2019Updated 7 years ago
- APB Timer Unit☆14Oct 30, 2025Updated 11 months ago
- A very basic 160 4bpp snes superfx demo☆18Updated this week
- RV32I Single Cycle Processor (CPU)☆12Nov 14, 2021Updated 4 years ago
- Smallest usable Editor in less than 800 lines of C☆18Apr 15, 2017Updated 9 years ago
- Hacking a Blood Pressure Monitor to make it WiFi enabled☆15Jan 2, 2019Updated 7 years ago
- ☆43Apr 28, 2019Updated 7 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Basic OpenGL 1.x implementation for small FPGAs (like iCE40UP5K)☆45Nov 14, 2021Updated 4 years ago
- This repository contains the Simple As Possible Floating Point Unit design based on the IEEE-754 Standard.☆18Mar 17, 2023Updated 3 years ago
- Accelerating the AES algorithm on an FPGA and comparing the speedup with both AES and Modified AES algorithms☆36Dec 10, 2021Updated 4 years ago
- Parallel implementation of Smith–Waterman using OpenMP☆10Oct 28, 2020Updated 5 years ago
- ☆44Feb 12, 2021Updated 5 years ago
- Konami's Teenage Mutant Ninja Turtles for the MiSTer FPGA platform☆30Nov 26, 2023Updated 2 years ago
- This is a repo containing ARM-Cortex-M0 based SOC designs implemented on the Nexus-4-DDR , Nexus-4 and the ARTY - A7 FPGA platforms.☆12Sep 6, 2023Updated 3 years ago