Alternatives and similar repositories for Image-Compression-Benchmark

Users that are interested in Image-Compression-Benchmark are comparing it to the libraries listed below

• WangXuan95 / NBLI
  NBLI is a fast, better lossless image compression algorithm. The optimized version (fNBLI) can get 1.5x compression ratio, 8x faster enco…
  ☆87Updated 10 months ago
• tuliopereirab / arithmetic-encoder-av1
  This project is being developed as part of a Master's degree research sponsored by Brazil's CNPQ. It's goal is to design a hardware archi…
  ☆30Updated 2 years ago
• WangXuan95 / ImCvt
  A lightweight image converter which supports PNG, PNM, BMP, QOI, JPEG-LS, and H.265 intra-frame.
  ☆53Updated 3 months ago
• ultraembedded / core_jpeg
  High throughput JPEG decoder in Verilog for FPGA
  ☆241Updated 3 years ago
• ChenJianyunp / Hardware-Zstd-Compression-Unit
  ☆36Updated 4 years ago
• zhangmozhe / microshift_compression
  Microshift Compression: An Efficient Image Compression Algorithm for Hardware
  ☆32Updated 4 years ago
• openasic-org / xk264
  xk264：AVC/H.264 Video Encoder IP Core (RTL)
  ☆44Updated 2 years ago
• ZipCPU / eth10g
  10Gb Ethernet Switch
  ☆229Updated 4 months ago
• WangXuan95 / FPGA-MPEG2-encoder
  An FPGA-based MPEG2 encoder for video compression (1920x1080 120fps). 基于FPGA的MPEG2视频编码器，可实现视频压缩。
  ☆134Updated last year
• WangXuan95 / FPGA-QOI
  An FPGA-based QOI image compressor and decompressor in Verilog. 基于FPGA的QOI图像压缩器和解压器。
  ☆33Updated 11 months ago
• lulinchen / jpeg2000_open
  A simple JPEG2000 hardware encoder
  ☆21Updated 4 years ago
• thinkoco / microsoft_fpga
  Microsoft Catapult FPGA, Catapult V3, PCIE Test Demo, On-board usb Blaster and OpenCL BSP
  ☆60Updated 2 years ago
• bradgrantham / alice5
  SPIR-V fragment shader GPU core based on RISC-V
  ☆41Updated 4 years ago
• ultraembedded / core_uriscv
  Another tiny RISC-V implementation
  ☆59Updated 4 years ago
• tishi43 / h264_decoder
  ☆24Updated 4 years ago
• ultraembedded / core_jpeg_decoder
  HW JPEG decoder wrapper with AXI-4 DMA
  ☆35Updated 4 years ago
• DCLAB08 / Real-Time-Image-Video-Dehazing
  The Final Project of team 8, NTUEE, Digital Circuits Lab (2021 Fall)
  ☆34Updated 3 years ago
• openasic-org / xk265
  xk265：HEVC/H.265 Video Encoder IP Core (RTL)
  ☆252Updated 2 years ago
• tomtor / HDL-deflate
  FPGA implementation of deflate (de)compress RFC 1950/1951
  ☆62Updated 6 years ago
• WangXuan95 / FPGA-HDMI
  An FPGA-based HDMI display controller. 基于FPGA的HDMI显示控制器
  ☆70Updated last year
• bxinquan / zynqmp_cam_isp_demo
  ISP-Lite, VIP, MIPI-RX IP实现，测试平台为KV260+AR1335 3MP@30fps
  ☆101Updated 2 years ago
• Bearzeng / h.265_encoder
  ☆91Updated 8 years ago
• WangXuan95 / JPEG-LS_extension
  An implementation of JPEG-LS extension (ITU-T T.870).
  ☆32Updated 3 months ago
• tishi43 / h265_decoder
  H265 decoder write in verilog, verified on Xilinx ZYNQ7035
  ☆75Updated 4 years ago
• zeroasiccorp / umi
  Universal Memory Interface (UMI)
  ☆149Updated last week
• Parretto / DisplayPort
  DisplayPort IP-core
  ☆73Updated 3 months ago
• westerndigitalcorporation / swerv_eh1_fpga
  FPGA reference design for the the Swerv EH1 Core
  ☆71Updated 5 years ago
• JulianKemmerer / PipelineC-Graphics
  Graphics demos
  ☆111Updated last year
• jdocampom / JPEG-Decoder
  Verilog Code for a JPEG Decoder
  ☆34Updated 7 years ago
• freecores / jpegencode
  JPEG Encoder Verilog
  ☆78Updated 2 years ago