WangXuan95 / Image-Compression-BenchmarkLinks
A comparison of many lossless image compression formats.
☆58Updated 8 months ago
Alternatives and similar repositories for Image-Compression-Benchmark
Users that are interested in Image-Compression-Benchmark are comparing it to the libraries listed below
Sorting:
- NBLI is a fast, better lossless image compression algorithm. The optimized version (fNBLI) can get 1.5x compression ratio, 8x faster enco…☆91Updated last year
- A lightweight image converter which supports PNG, PNM, BMP, QOI, JPEG-LS, and H.265 intra-frame.☆56Updated 8 months ago
- This project is being developed as part of a Master's degree research sponsored by Brazil's CNPQ. It's goal is to design a hardware archi…☆31Updated 3 years ago
- ☆40Updated 4 years ago
- Microshift Compression: An Efficient Image Compression Algorithm for Hardware☆34Updated 4 years ago
- High throughput JPEG decoder in Verilog for FPGA☆254Updated 3 years ago
- FPGA implementation of deflate (de)compress RFC 1950/1951☆63Updated 6 years ago
- An FPGA-based QOI image compressor and decompressor in Verilog. 基于FPGA的QOI图像压缩器和解压器。☆38Updated last year
- HW JPEG decoder wrapper with AXI-4 DMA☆36Updated 5 years ago
- A simple JPEG2000 hardware encoder☆24Updated 5 years ago
- ISP-Lite, VIP, MIPI-RX IP实现,测试平台为KV260+AR1335 3MP@30fps☆108Updated 3 years ago
- The Final Project of team 8, NTUEE, Digital Circuits Lab (2021 Fall)☆37Updated 3 years ago
- An implementation of JPEG-LS extension (ITU-T T.870).☆33Updated 8 months ago
- An FPGA-based MPEG2 encoder for video compression (1920x1080 120fps). 基于FPGA的MPEG2视频编码器,可实现视频压缩。☆142Updated 2 years ago
- xk264:AVC/H.264 Video Encoder IP Core (RTL)☆52Updated 2 years ago
- xk265:HEVC/H.265 Video Encoder IP Core (RTL)☆269Updated 2 years ago
- An FPGA-based HDMI display controller. 基于FPGA的HDMI显示控制器☆93Updated last year
- ☆48Updated 2 years ago
- SPIR-V fragment shader GPU core based on RISC-V☆43Updated 4 years ago
- Microsoft Catapult FPGA, Catapult V3, PCIE Test Demo, On-board usb Blaster and OpenCL BSP☆65Updated 3 years ago
- Porting PicoRV32 to Artix-7 and Spartan-7. Generic vivado template for supported Xilinx FPGA is included.☆45Updated last year
- A Synthesizable implementation of H.264 Video Decoding☆34Updated 9 years ago
- TinyZZZ includes GZIP, LZ4, ZSTD, LZMA compression algorithms written in C language, unlike the official code, this code mainly focuses o…☆72Updated 6 months ago
- ☆25Updated 4 years ago
- H265 decoder write in verilog, verified on Xilinx ZYNQ7035☆81Updated 4 years ago
- APV21B - Real-time Video 16X Bicubic Super-resolution IP, AXI4-Stream Video Interface Compatible, 4K 60FPS☆28Updated 2 years ago
- Imitate SDcard using FPGAs. 使用FPGA模拟伪装SD卡。☆133Updated 2 years ago
- SPI-Flash XIP Interface (Verilog)☆48Updated 4 years ago
- Graphics demos☆111Updated last year
- DisplayPort IP-core☆84Updated last month