WangXuan95 / Image-Compression-BenchmarkLinks
A comparison of many lossless image compression formats.
☆51Updated 5 months ago
Alternatives and similar repositories for Image-Compression-Benchmark
Users that are interested in Image-Compression-Benchmark are comparing it to the libraries listed below
Sorting:
- NBLI is a fast, better lossless image compression algorithm. The optimized version (fNBLI) can get 1.5x compression ratio, 8x faster enco…☆89Updated last year
- A lightweight image converter which supports PNG, PNM, BMP, QOI, JPEG-LS, and H.265 intra-frame.☆54Updated 5 months ago
- This project is being developed as part of a Master's degree research sponsored by Brazil's CNPQ. It's goal is to design a hardware archi…☆32Updated 3 years ago
- Microshift Compression: An Efficient Image Compression Algorithm for Hardware☆33Updated 4 years ago
- High throughput JPEG decoder in Verilog for FPGA☆246Updated 3 years ago
- An FPGA-based HDMI display controller. 基于FPGA的HDMI显示控制器☆80Updated last year
- An implementation of JPEG-LS extension (ITU-T T.870).☆32Updated 5 months ago
- A simple JPEG2000 hardware encoder☆22Updated 5 years ago
- An FPGA-based MPEG2 encoder for video compression (1920x1080 120fps). 基于FPGA的MPEG2视频编码器,可实现视频压缩。☆140Updated last year
- ☆38Updated 4 years ago
- An FPGA-based QOI image compressor and decompressor in Verilog. 基于FPGA的QOI图像压缩器和解压器。☆37Updated last year
- HW JPEG decoder wrapper with AXI-4 DMA☆36Updated 5 years ago
- An FPGA-based GZIP (Deflate algorithm) compressor, which inputs raw data and outputs standard GZIP format (as known as .gz file format). …☆144Updated 2 years ago
- Minimal DVI / HDMI Framebuffer☆82Updated 5 years ago
- Python Implementation of A Class of Generalized RS-Codes with Faster Encoding and Decoding Algorithms☆15Updated 6 months ago
- Graphics demos☆112Updated last year
- 64-bit multicore Linux-capable RISC-V processor☆101Updated 7 months ago
- A SATA host (HBA) core based on Xilinx FPGA with GTH to read/write hard disk. 一个基于Xilinx FPGA中的GTH的SATA host控制器,用来读写硬盘。☆121Updated 2 years ago
- Another tiny RISC-V implementation☆59Updated 4 years ago
- 10Gb Ethernet Switch☆240Updated last month
- An FPGA-based LZMA compressor for generic data compression. 基于FPGA的LZMA压缩器,用于通用数据压缩。☆88Updated 2 years ago
- Microsoft Catapult FPGA, Catapult V3, PCIE Test Demo, On-board usb Blaster and OpenCL BSP☆63Updated 3 years ago
- APV21B - Real-time Video 16X Bicubic Super-resolution IP, AXI4-Stream Video Interface Compatible, 4K 60FPS☆27Updated 2 years ago
- H265 decoder write in verilog, verified on Xilinx ZYNQ7035☆79Updated 4 years ago
- ISP-Lite, VIP, MIPI-RX IP实现,测试平台为KV260+AR1335 3MP@30fps☆105Updated 2 years ago
- FPGA implementation of deflate (de)compress RFC 1950/1951☆63Updated 6 years ago
- 3D graphics rendering system for FPGA, the project contains hardware rasterizer, software geometry engine, and application middleware.☆90Updated 5 years ago
- Porting PicoRV32 to Artix-7 and Spartan-7. Generic vivado template for supported Xilinx FPGA is included.☆45Updated last year
- xk264:AVC/H.264 Video Encoder IP Core (RTL)☆48Updated 2 years ago
- Simple 8-bit UART realization on Verilog HDL.☆110Updated last year