Alternatives and similar repositories for venusbackend

Users that are interested in venusbackend are comparing it to the libraries listed below

• DNA-and-Natural-Algorithms-Group / peppercornenumerator
  domain-level nucleic acid reaction enumeration
  ☆9Updated last year
• ProfessorShaban / risc-v-simulator
  RISC-V assembler/simulator with GUI
  ☆13Updated 2 years ago
• OpenMachine-ai / tinyfive
  TinyFive is a lightweight RISC-V emulator and assembler written in Python with neural network examples
  ☆61Updated last year
• michalpaszkowski / LLVM-Canon
  LLVM-Canon aims to transform LLVM modules into a canonical form by reordering and renaming instructions while preserving the same semanti…
  ☆15Updated last year
• fabianschuiki / moore
  A hardware compiler based on LLHD and CIRCT
  ☆257Updated last year
• riscv-non-isa / riscv-semihosting
  ☆30Updated last week
• t-crest / patmos
  Patmos is a time-predictable VLIW processor, and the processor for the T-CREST project
  ☆141Updated last week
• noteed / riscv-hello-asm
  Bare metal RISC-V assembly hello world
  ☆56Updated 3 years ago
• fabianschuiki / llhd-sim
  The LLHD reference simulator.
  ☆38Updated 4 years ago
• hm-riscv / vscode-riscv-venus
  VS Code extension with the Venus RISC-V simulator
  ☆73Updated 8 months ago
• nbdd0121 / muntjac-soc
  SoC for muntjac
  ☆12Updated 2 weeks ago
• AZHenley / riscv-parser
  Basis of a RISC-V parser to be used for linters or assemblers.
  ☆47Updated 3 years ago
• riscv-admin / graphics
  Graphics SIG organizational information
  ☆39Updated last year
• chipsalliance / firrtl-spec
  The specification for the FIRRTL language
  ☆54Updated last week
• firesim / FireMarshal
  Software workload management tool for RISC-V based SoC research. This is the default workload management tool for Chipyard and FireSim.
  ☆81Updated 5 months ago
• HardwareIR / netlistDB
  netlistDB - Intermediate format for digital hardware representation with graph database API
  ☆31Updated 4 years ago
• fabianschuiki / llhd
  Low Level Hardware Description — A foundation for building hardware design tools.
  ☆412Updated 3 years ago
• synogate / gatery
  Gatery, a library for circuit design.
  ☆19Updated 5 months ago
• riscv-newop / riscv-newop
  A RISC-V new instruction discovery tool [Work in Progress]
  ☆15Updated 2 years ago
• wallento / riscv-python-model
  Python Model of the RISC-V ISA
  ☆50Updated 2 years ago
• jiegec / maze-routing
  Implementation of several grid routers in Rust
  ☆12Updated 3 months ago
• dan-fritchman / Spice21
  SPICE for the 21st Century
  ☆31Updated 2 years ago
• felsabbagh3 / Vortex
  RISC-V GPGPU
  ☆34Updated 5 years ago
• mtarek / compitex
  A small tool to convert math equations written in LaTeX to equivalent C-Code.
  ☆50Updated last year
• Gecode / MPG
  Modeling and Programming with Gecode
  ☆45Updated 2 years ago
• cucapra / filament
  Fearless hardware design
  ☆176Updated 2 weeks ago
• kvakil / venus
  RISC-V instruction set simulator built for education
  ☆202Updated 3 years ago
• StanfordAHA / lassen
  The PE for the second generation CGRA (garnet).
  ☆17Updated 3 weeks ago
• vegaluisjose / vast
  Verilog AST
  ☆21Updated last year
• AntonLydike / riscemu
  RISC-V emulator in python
  ☆57Updated 10 months ago