ThaumicMekanism / venusbackend

Related projects ⓘ

Alternatives and complementary repositories for venusbackend

• ProfessorShaban / risc-v-simulator
  RISC-V assembler/simulator with GUI
  ☆12Updated 2 years ago
• riscv-admin / graphics
  Graphics SIG organizational information
  ☆36Updated 10 months ago
• dan-fritchman / Spice21
  SPICE for the 21st Century
  ☆29Updated last year
• riscv-software-src / riscof
  ☆66Updated last month
• OpenMachine-ai / tinyfive
  TinyFive is a lightweight RISC-V emulator and assembler written in Python with neural network examples
  ☆52Updated last year
• pulp-platform / occamy
  A high-efficiency system-on-chip for floating-point compute workloads.
  ☆16Updated this week
• kvakil / venus
  RISC-V instruction set simulator built for education
  ☆188Updated 2 years ago
• brucehoult / rvv_example
  Simple demonstration of using the RISC-V Vector extension
  ☆37Updated 7 months ago
• pulp-platform / pulp_cluster
  The multi-core cluster of a PULP system.
  ☆56Updated last week
• parallella / openeda
  Open source EDA chip design flow
  ☆46Updated 7 years ago
• t-crest / patmos
  Patmos is a time-predictable VLIW processor, and the processor for the T-CREST project
  ☆135Updated last month
• riscv / riscv-p-spec
  RISC-V Packed SIMD Extension
  ☆141Updated last year
• fabianschuiki / llhd-sim
  The LLHD reference simulator.
  ☆37Updated 4 years ago
• jiegec / maze-routing
  Implementation of several grid routers in Rust
  ☆12Updated last month
• riscv / riscv-bitmanip
  Working draft of the proposed RISC-V Bitmanipulation extension
  ☆204Updated 8 months ago
• msaroufim / C-compiler-optimizations
  Description of commonly done compiler optimizations in C
  ☆43Updated 2 years ago
• noteed / riscv-hello-asm
  Bare metal RISC-V assembly hello world
  ☆52Updated 3 years ago
• fabianschuiki / llhd
  Low Level Hardware Description — A foundation for building hardware design tools.
  ☆396Updated 2 years ago
• giaccone / SpicePy
  Circuit simulator written in python
  ☆88Updated last year
• hm-riscv / vscode-riscv-venus
  VS Code extension with the Venus RISC-V simulator
  ☆65Updated 2 months ago
• MazinCE / Veecom
  A Simple Yet Powerful RISC-V Computer
  ☆112Updated 8 months ago
• fabianschuiki / moore
  A hardware compiler based on LLHD and CIRCT
  ☆250Updated last year
• thinkoco / de10-nano-riscv
  A RISC-V SoC ( Hbird e203 ) on Terasic DE10-Nano
  ☆34Updated 4 years ago
• openhwgroup / programs
  Documentation for the OpenHW Group's set of CORE-V RISC-V cores
  ☆195Updated 2 weeks ago
• riscv / riscv-bfloat16
  ☆30Updated 4 months ago
• sifive / chisel-circt
  Library to compile Chisel circuits using LLVM/MLIR (CIRCT)
  ☆70Updated last year
• devsim / symdiff
  Symbolic differentation of algebraic expressions with Python and Tcl interfaces.
  ☆13Updated 3 weeks ago
• riscvarchive / riscv-newlib
  RISC-V port of newlib
  ☆95Updated 2 years ago
• ThaumicMekanism / venus
  RISC-V instruction set simulator built for education
  ☆150Updated 2 years ago
• QE-Lab / dqcsim
  Delft Quantum & Classical simulator
  ☆15Updated 2 years ago