Alternatives and similar repositories for venusbackend:

Users that are interested in venusbackend are comparing it to the libraries listed below

• DNA-and-Natural-Algorithms-Group / peppercornenumerator
  domain-level nucleic acid reaction enumeration
  ☆9Updated last year
• kedlaya / tetrahedra
  ☆35Updated 3 years ago
• fabianschuiki / moore
  A hardware compiler based on LLHD and CIRCT
  ☆256Updated last year
• ProfessorShaban / risc-v-simulator
  RISC-V assembler/simulator with GUI
  ☆13Updated 2 years ago
• riscv-software-src / riscof
  ☆78Updated last month
• fabianschuiki / llhd-sim
  The LLHD reference simulator.
  ☆37Updated 4 years ago
• OpenMachine-ai / tinyfive
  TinyFive is a lightweight RISC-V emulator and assembler written in Python with neural network examples
  ☆59Updated last year
• riscv / riscv-bitmanip
  Working draft of the proposed RISC-V Bitmanipulation extension
  ☆210Updated last year
• riscv-admin / graphics
  Graphics SIG organizational information
  ☆39Updated last year
• djg / verilated-rs
  Verilator Porcelain
  ☆47Updated last year
• fabianschuiki / llhd
  Low Level Hardware Description — A foundation for building hardware design tools.
  ☆411Updated 3 years ago
• QE-Lab / dqcsim
  Delft Quantum & Classical simulator
  ☆15Updated 2 years ago
• sahilbansal17 / AC_Circuit_Solver
  Given the netlist, this program draws an AC circuit and finds the current/voltage values.
  ☆9Updated 7 years ago
• fmozafari / angel
  C++ Library for Quantum State Preparation (QSP)
  ☆12Updated 2 years ago
• mtarek / compitex
  A small tool to convert math equations written in LaTeX to equivalent C-Code.
  ☆50Updated last year
• seanbaxter / apex
  tokenizer and parser for circle projects
  ☆11Updated 5 years ago
• t-crest / patmos
  Patmos is a time-predictable VLIW processor, and the processor for the T-CREST project
  ☆141Updated 2 weeks ago
• stevehoover / warp-v
  WARP-V is an open-source RISC-V CPU core generator written in TL-Verilog.
  ☆236Updated last month
• cucapra / dahlia
  Time-sensitive affine types for predictable hardware generation
  ☆142Updated 9 months ago
• riscv-non-isa / riscv-semihosting
  ☆28Updated 2 months ago
• synogate / gatery
  Gatery, a library for circuit design.
  ☆19Updated 4 months ago
• ekiwi / wellen
  wellen: waveform datastructures in Rust. Fast VCD, FST and GHW parsing for waveform viewers.
  ☆59Updated this week
• fegennari / CircuitSolver
  Digital/Analog Circuit Design and Simulation System for Windows
  ☆25Updated 6 years ago
• michalpaszkowski / LLVM-Canon
  LLVM-Canon aims to transform LLVM modules into a canonical form by reordering and renaming instructions while preserving the same semanti…
  ☆14Updated 11 months ago
• cucapra / filament
  Fearless hardware design
  ☆175Updated last week
• masc-ucsc / livehd
  Live Hardware Development (LiveHD), a productive infrastructure for Synthesis and Simulation
  ☆221Updated this week
• dtcxzyw / llvm-ub-aware-interpreter
  UB-aware interpreter for LLVM debugging
  ☆26Updated last week
• danbriggs / Turing
  Methods for accelerating and proving theorems about 5-state Busy Beaver candidates
  ☆20Updated 3 years ago
• AntonLydike / riscemu
  RISC-V emulator in python
  ☆56Updated 9 months ago
• riscv / riscv-p-spec
  RISC-V Packed SIMD Extension
  ☆143Updated last year