Alternatives and similar repositories for venusbackend:

Users that are interested in venusbackend are comparing it to the libraries listed below

• DNA-and-Natural-Algorithms-Group / peppercornenumerator
  domain-level nucleic acid reaction enumeration
  ☆10Updated last year
• noteed / riscv-hello-asm
  Bare metal RISC-V assembly hello world
  ☆53Updated 3 years ago
• AZHenley / riscv-parser
  Basis of a RISC-V parser to be used for linters or assemblers.
  ☆46Updated 3 years ago
• ProfessorShaban / risc-v-simulator
  RISC-V assembler/simulator with GUI
  ☆13Updated 2 years ago
• fabianschuiki / moore
  A hardware compiler based on LLHD and CIRCT
  ☆253Updated last year
• ThaumicMekanism / venus
  RISC-V instruction set simulator built for education
  ☆154Updated 2 years ago
• synogate / gatery
  Gatery, a library for circuit design.
  ☆18Updated last month
• cucapra / dahlia
  Time-sensitive affine types for predictable hardware generation
  ☆138Updated 6 months ago
• riscv-admin / graphics
  Graphics SIG organizational information
  ☆37Updated last year
• fabianschuiki / llhd
  Low Level Hardware Description — A foundation for building hardware design tools.
  ☆401Updated 2 years ago
• parallella / openeda
  Open source EDA chip design flow
  ☆49Updated 7 years ago
• lac-dcc / chimera
  A tool for synthesizing Verilog programs
  ☆48Updated this week
• jlpteaching / dinocpu
  A teaching-focused RISC-V CPU design used at UC Davis
  ☆145Updated last year
• chipsalliance / treadle
  Chisel/Firrtl execution engine
  ☆153Updated 4 months ago
• fabianschuiki / llhd-sim
  The LLHD reference simulator.
  ☆37Updated 4 years ago
• twilco / riscv-from-scratch
  The code for the RISC-V from scratch blog post series.
  ☆86Updated 4 years ago
• riscv / riscv-bitmanip
  Working draft of the proposed RISC-V Bitmanipulation extension
  ☆207Updated 9 months ago
• devsim / symdiff
  Symbolic differentation of algebraic expressions with Python and Tcl interfaces.
  ☆14Updated 2 months ago
• OpenMachine-ai / tinyfive
  TinyFive is a lightweight RISC-V emulator and assembler written in Python with neural network examples
  ☆54Updated last year
• t-crest / patmos
  Patmos is a time-predictable VLIW processor, and the processor for the T-CREST project
  ☆138Updated last month
• fmash16 / riscv_emulator
  A basic working RISCV emulator written in C
  ☆62Updated 11 months ago
• riscv-non-isa / riscv-semihosting
  ☆28Updated 2 months ago
• riscv-software-src / riscof
  ☆70Updated 3 months ago
• mit-plv / koika
  A core language for rule-based hardware design 🦑
  ☆146Updated 3 months ago
• AntonLydike / riscemu
  RISC-V emulator in python
  ☆54Updated 6 months ago
• AnyDSL / artic
  The AlteRnaTive Impala Compiler
  ☆26Updated last week
• masc-ucsc / livehd
  Live Hardware Development (LiveHD), a productive infrastructure for Synthesis and Simulation
  ☆215Updated this week
• djg / verilated-rs
  Verilator Porcelain
  ☆42Updated last year
• thinkoco / de10-nano-riscv
  A RISC-V SoC ( Hbird e203 ) on Terasic DE10-Nano
  ☆34Updated 4 years ago
• michalpaszkowski / LLVM-Canon
  LLVM-Canon aims to transform LLVM modules into a canonical form by reordering and renaming instructions while preserving the same semanti…
  ☆14Updated 8 months ago