Alternatives and similar repositories for venusbackend

Users that are interested in venusbackend are comparing it to the libraries listed below

• DNA-and-Natural-Algorithms-Group / peppercornenumerator
  domain-level nucleic acid reaction enumeration
  ☆9Updated last year
• ProfessorShaban / risc-v-simulator
  RISC-V assembler/simulator with GUI
  ☆13Updated 2 years ago
• OpenMachine-ai / tinyfive
  TinyFive is a lightweight RISC-V emulator and assembler written in Python with neural network examples
  ☆62Updated last year
• P3109 / Public
  materials available to the public
  ☆25Updated 6 months ago
• fegennari / CircuitSolver
  Digital/Analog Circuit Design and Simulation System for Windows
  ☆27Updated 6 years ago
• llvm / eudsl
  Embedded Universal DSL: a good DSL for us, by us
  ☆37Updated this week
• ChezJrk / verified-scheduling
  ☆40Updated last year
• michalpaszkowski / LLVM-Canon
  LLVM-Canon aims to transform LLVM modules into a canonical form by reordering and renaming instructions while preserving the same semanti…
  ☆15Updated last year
• gtcasl / cash
  A C++ Library for Hardware Design and Simulation
  ☆15Updated 5 years ago
• AntonLydike / riscemu
  RISC-V emulator in python
  ☆57Updated 11 months ago
• sahilbansal17 / AC_Circuit_Solver
  Given the netlist, this program draws an AC circuit and finds the current/voltage values.
  ☆9Updated 7 years ago
• YoWASP / vscode
  YoWASP toolchain for Visual Studio Code
  ☆19Updated 4 months ago
• llvm / vscode-mlir
  ☆61Updated last year
• RossComputerGuy / SherwoodArch
  The Sherwood Architecture is a custom 64-Bit RISC based CPU architecture.
  ☆15Updated 6 years ago
• AZHenley / riscv-parser
  Basis of a RISC-V parser to be used for linters or assemblers.
  ☆47Updated 3 years ago
• IBM / perfect-chisel
  Chisel artifacts developed under IBM's involvement with the DARPA PERFECT program
  ☆30Updated last month
• danbriggs / Turing
  Methods for accelerating and proving theorems about 5-state Busy Beaver candidates
  ☆20Updated 3 years ago
• fabianschuiki / llhd
  Low Level Hardware Description — A foundation for building hardware design tools.
  ☆417Updated 3 years ago
• ThaumicMekanism / venus
  RISC-V instruction set simulator built for education
  ☆156Updated 2 years ago
• Mogball / declarative-mlir-compiler
  Declarative MLIR compilers in Python!
  ☆35Updated 4 years ago
• seanbaxter / apex
  tokenizer and parser for circle projects
  ☆11Updated 5 years ago
• rochus-keller / VerilogCreator
  VerilogCreator is a QtCreator based IDE for Verilog 2005
  ☆172Updated 2 years ago
• compiler-explorer / compiler-workflows
  Workflows to build daily and ad hoc compilers for Compiler Explorer
  ☆19Updated this week
• riscv-non-isa / riscv-semihosting
  ☆30Updated 3 weeks ago
• dtcxzyw / llvm-ub-aware-interpreter
  UB-aware interpreter for LLVM debugging
  ☆29Updated this week
• chipsalliance / treadle
  Chisel/Firrtl execution engine
  ☆153Updated 9 months ago
• wpmed92 / shaderpulse
  A GLSL compiler targeting SPIR-V mlir
  ☆20Updated 7 months ago
• Lichtso / riscv-llvm-templates
  Code templates to get started experimenting with the RISC-V LLVM toolchain
  ☆14Updated 6 years ago
• riscv-software-src / riscof
  ☆80Updated 2 months ago
• termoshtt / link_cuda_kernel
  HowTo: Compile CUDA with nvcc, and link to Rust
  ☆49Updated 6 years ago