SH-Hattrick / NJU-Digital-Circuits-ProjectsLinks
NJU Digital Circuits: Projects
☆10Updated 4 years ago
Alternatives and similar repositories for NJU-Digital-Circuits-Projects
Users that are interested in NJU-Digital-Circuits-Projects are comparing it to the libraries listed below
Sorting:
- 2021年秋季学期 南京大学ICS课程 PA实验部分☆125Updated 3 years ago
- UltraMIPS SoC composed of dual-issue cpu, pipeline Cache and systematic peripheral.☆138Updated last year
- 2020秋-南大数电实验☆10Updated 4 years ago
- NJU ICS课程的PA实验,非常棒的一个大项目,受益匪浅!一栈式打通虚拟机NEMU、操作系统NLiteOS和应用层☆48Updated 2 years ago
- NJU Virtual Board☆281Updated 2 weeks ago
- NSCSCC 信息整合☆244Updated 4 years ago
- 为了更好地帮助后来的同学参加龙芯杯,草拟了这份建议,望对后来人有所帮助☆127Updated 4 years ago
- 复旦大学FDU1.1队在第四届“龙芯杯”的参赛作品☆43Updated 4 years ago
- A RV32I pipeline CPU and applications transplanted from AM, NJU-Project-N☆11Updated 3 years ago
- 龙芯杯个人赛工具包(适用于个人赛的golden_trace工具)☆55Updated last year
- NSCSCC2022龙芯杯个人赛,MIPS32,59MHz经典五级流水线架构,易于初学者阅读(计算机组成原理,自己动手写CPU)☆73Updated last year
- Single Cycle and Pipeline CPU of RISC-V Architecture designed for Digital Design and Computer Organization Experiments 2021, NJU☆13Updated 3 years ago
- 2022年龙芯杯个人赛 单发射110M(含icache)☆45Updated 2 years ago
- ☆151Updated 3 weeks ago
- 适用于龙芯杯团队赛入门选手的应急cache模块☆27Updated last year
- 2020龙芯杯个人赛 简易双发射60M(含ibuffer)☆35Updated 4 years ago
- ☆36Updated last year
- 复旦大学 数字逻辑与部件设计实验 2020秋☆49Updated 3 years ago
- 一生一芯的信息发布和内容网站☆131Updated last year
- ☆66Updated 10 months ago
- ☆19Updated 10 months ago
- 2020年秋季南京大学 计算机系统基础 课程大作业 x86 emulator——NEMU,implemented all functions.☆85Updated 4 years ago
- 南京大学计算机系统基础课程LAB与PA实验☆25Updated 4 years ago
- CPU source code for NSCSCC 2023☆15Updated last year
- NSCSCC 2023 The Second Prize. TEAM PUA FROM HDU.☆13Updated 2 months ago
- my implementation of NJU ICS PA 2021☆18Updated 2 years ago
- 体系结构课程实验:RISC-V 32I 流水线 CPU,实现37条指令,转发,冒险检测,Cache,分支预测器☆82Updated 5 years ago
- 2022龙芯杯个人赛三等奖作品☆14Updated last year
- The Programming Assignment of NJU ICS course.☆32Updated 4 years ago
- 基于龙芯 OpenMIPS 实现一个具有 89 条指令的五级流水 CPU,使用 Verilog 语言,使用哈佛结构,包括逻辑移位指令、乘除法指令、加载存储指令、转移指令、协处理器访问指令以及异常相关在内的共89条指令。能够处理数据相关,包含流水线暂停以及延迟槽☆21Updated 5 years ago