hustrlee / HUST-Verilog-Course
华中科技大学计算机学院 Verilog 语言课程
☆47Updated 3 years ago
Alternatives and similar repositories for HUST-Verilog-Course:
Users that are interested in HUST-Verilog-Course are comparing it to the libraries listed below
- 南京大学nemu,基于riscv32架构,目前进度PA3☆20Updated 4 years ago
- 为了更好地帮助后来的同学参加龙芯杯,草拟了这份建议,望对后来人有所帮助☆118Updated 4 years ago
- NSCSCC 信息整合☆226Updated 3 years ago
- 华中科技大学计算机科学(shiyan)与技术(baogao)学院通用高分模板☆114Updated 5 years ago
- UltraMIPS SoC composed of dual-issue cpu, pipeline Cache and systematic peripheral.☆122Updated 7 months ago
- 体系结构课程实验:RISC-V 32I 流水线 CPU,实现37条指令,转发,冒险检测,Cache,分支预测器☆72Updated 5 years ago
- 复旦大学FDU1.1队在第四届“龙芯杯”的参赛作品☆41Updated 4 years ago
- Uranus MIPS processor by MaxXing & USTB NSCSCC team☆38Updated 5 years ago
- 高级计算机体系结构2020,吴俊敏老师,中科大研究 生课程☆59Updated 11 months ago
- Naïve MIPS32 SoC implementation☆113Updated 4 years ago
- ☆33Updated 5 years ago
- HUST Homeworks(Course design / Reports / Labs / etc. )☆264Updated 5 years ago
- Introduction to Computer Systems (II), Spring 2021☆48Updated 3 years ago
- NJU Digital Circuits: Projects☆10Updated 4 years ago
- 华中科技大学CS文件存留,包含相关资料,代码以及报告☆155Updated 3 years ago
- 基于SAT的二进制数独游戏求解程序-基准版☆18Updated 2 years ago
- 2021年秋季学期 南京大学ICS课程 PA实验部分☆125Updated 2 years ago
- 一生一芯的信息发布和内容网站☆125Updated last year
- HUST-2022-组原课程设计:单周期CPU->支持动态分支预测的五段流水CPU+团队任务(2048)☆14Updated 2 years ago
- Chongqing University 2020 NSCSCC☆28Updated 4 years ago
- A softcore microprocessor of MIPS32 architecture.☆39Updated 7 months ago
- 奋战一学期,造台计算机(编译出的bit文件在release中,可以直接食用)☆126Updated 5 years ago
- 华中科技大学 数据库系统原理实践 - 以MySQL为例☆55Updated 2 years ago
- LLCL-MIPS is a superscalar MIPS processor, which supports MIPS Release 1 instructions and is capable of booting linux kernel. (第五届龙芯杯特等奖作…☆34Updated 3 years ago
- 华中科技大学计算机学院大三上计算机网络实验。 Lab of Computer Network in CS School of HUST.☆28Updated 5 years ago
- UCAS 2017秋 计算机体系结构实验 MIPS流水线CPU☆9Updated 7 years ago
- HUST Verilog Labs 2018 and Digital logic labs 2018☆17Updated 6 years ago
- 复旦大学 数字逻辑与部件设计实验 2020秋☆45Updated 2 years ago
- Development using Verilog programing language and Vivado IDE .☆14Updated 5 years ago
- Asymmetric dual issue in-order microprocessor.☆34Updated 5 years ago