hustrlee / HUST-Verilog-Course
华中科技大学计算机学院 Verilog 语言课程
☆49Updated 3 years ago
Alternatives and similar repositories for HUST-Verilog-Course:
Users that are interested in HUST-Verilog-Course are comparing it to the libraries listed below
- 南京大学nemu，基于riscv32架构，目前进度PA3☆20Updated 4 years ago
- 华中科技大学计算机科学(shiyan)与技术(baogao)学院通用高分模板☆114Updated 5 years ago
- 为了更好地帮助后来的同学参加龙芯杯，草拟了这份建议，望对后来人有所帮助☆118Updated 4 years ago
- RISC-V Proxy Kernel for Education☆29Updated last year
- NSCSCC 信息整合☆228Updated 3 years ago
- UltraMIPS SoC composed of dual-issue cpu, pipeline Cache and systematic peripheral.☆122Updated 7 months ago
- HUST Verilog Labs 2018 and Digital logic labs 2018☆17Updated 6 years ago
- 华中科技大学CS文件存留，包含相关资料，代码以及报告☆158Updated 3 years ago
- 复旦大学FDU1.1队在第四届“龙芯杯”的参赛作品☆41Updated 4 years ago
- 基于SAT的二进制数独游戏求解程序-基准版☆18Updated 2 years ago
- HUST Operating System Course Design 2018 Summer. -- File System and System Monitor. [Get 100/100]☆23Updated 5 years ago
- HUST Homeworks(Course design / Reports / Labs / etc. )☆266Updated 5 years ago
- MIPS CPU☆14Updated 4 years ago
- Uranus MIPS processor by MaxXing & USTB NSCSCC team☆38Updated 5 years ago
- ☆33Updated 5 years ago
- 和我一步一步实现一个最简单的、带数据前推及流水线暂停的32位静态五级流水MIPS☆83Updated 4 years ago
- HUST CS 19级组原课设/华中科技大学计算机组成原理课程设计/MIPS五段流水CPU/华中科技大学计算机组成原理课程设计/华科组原课设/MIPS-CPU/单周期/流水线/分支预测。来自学长的溺爱x，让你copy的明白。☆114Updated last year
- Labs for Computer Science: C, Assembly, Data Structure, CSAPP, HSI, MATLAB, Digital Logic, Verilog, Compilers, Operating Systems☆30Updated 2 months ago
- 华中科技大学计算机学院大三上计算机网络实验。 Lab of Computer Network in CS School of HUST.☆28Updated 5 years ago
- a Quad-issue, Out-of-order Superscalar MIPS Processor Implemented in SystemVerilog☆46Updated last year
- 华中科技大学计算机科学与技术学院2017级汇编语言程序设计实验☆21Updated 5 years ago
- HUST-2022-组原课程设计：单周期CPU->支持动态分支预测的五段流水CPU+团队任务（2048）☆13Updated 2 years ago
- ☆15Updated last year
- LLCL-MIPS is a superscalar MIPS processor, which supports MIPS Release 1 instructions and is capable of booting linux kernel. （第五届龙芯杯特等奖作…☆34Updated 3 years ago
- 奋战一学期，造台计算机（编译出的bit文件在release中，可以直接食用）☆126Updated 5 years ago
- A LoongArch pipeline CPU. Project of Computer Architecture Lab @UCAS.☆19Updated 8 months ago
- 中国科学院大学(UCAS)2020年春季学期计算机组成原理实验课作业☆14Updated 2 years ago
- 复旦大学 数字逻辑与部件设计实验 2020秋☆44Updated 2 years ago
- Introduction to Computer Systems (II), Spring 2021☆48Updated 3 years ago
- 基于龙芯 OpenMIPS 实现一个具有 89 条指令的五级流水 CPU，使用 Verilog 语言，使用哈佛结构，包括逻辑移位指令、乘除法指令、加载存储指令、转移指令、协处理器访问指令以及异常相关在内的共89条指令。能够处理数据相关，包含流水线暂停以及延迟槽☆20Updated 4 years ago