hustrlee / HUST-Verilog-Course
华中科技大学计算机学院 Verilog 语言课程
☆46Updated 3 years ago
Related projects: ⓘ
- 为了更好地帮助后来的同学参加龙芯杯，草拟了这份建议，望对后来人有所帮助☆109Updated 3 years ago
- NSCSCC 信息整合☆218Updated 3 years ago
- 南京大学nemu，基于riscv32架构，目前进度PA3☆19Updated 3 years ago
- 华中科技大学计算机科学(shiyan)与技术(baogao)学院通用高分模板☆101Updated 4 years ago
- 一生一芯的信息发布和内容网站☆119Updated 9 months ago
- 复旦大学FDU1.1队在第四届“龙芯杯”的参赛作品☆41Updated 4 years ago
- 体系结构课程实验：RISC-V 32I 流水线 CPU，实现37条指令，转发，冒险检测，Cache，分支预测器☆60Updated 4 years ago
- 奋战一学期，造台计算机（编译出的bit文件在release中，可以直接食用）☆125Updated 4 years ago
- UltraMIPS SoC composed of dual-issue cpu, pipeline Cache and systematic peripheral.☆120Updated 2 months ago
- HUST Operating System Course Design 2018 Summer. -- File System and System Monitor. [Get 100/100]☆23Updated 5 years ago
- ☆32Updated 5 years ago
- Chongqing University 2020 NSCSCC☆28Updated 3 years ago
- 《自己动手写CPU》一书附带的文件☆70Updated 6 years ago
- RISC-V Proxy Kernel for Education☆28Updated 9 months ago
- 高级计算机体系结构2020，吴俊敏老师，中科大研究生课程☆55Updated 7 months ago
- 中国科学院大学 计算机组成原理FPGA实验课程 - "Five projects to better understand key principles of computer systems", UCAS Spring 2017 Session☆30Updated 7 years ago
- A softcore microprocessor of MIPS32 architecture.☆39Updated 2 months ago
- 通过学习《自己动手写CPU》，将书中实现的兼容MIPS32指令集架构的处理器——OpenMIPS（五级流水线结构），简化成单指令周期实现的处理器☆186Updated 2 years ago
- Naïve MIPS32 SoC implementation☆112Updated 4 years ago
- HUST Verilog Labs 2018 and Digital logic labs 2018☆17Updated 6 years ago
- a Quad-issue, Out-of-order Superscalar MIPS Processor Implemented in SystemVerilog☆44Updated 9 months ago
- UCAS 2017秋 计算机体系结构实验 MIPS流水线CPU☆9Updated 6 years ago
- 华中科技大学CS文件存留，包含相关资料，代码以及报告☆144Updated 3 years ago
- 和我一步一步实现一个最简单的、带数据前推及流水线暂停的32位静态五级流水MIPS☆80Updated 3 years ago
- USTC_CA_2021Spring 中科大 计算机体系结构☆22Updated last year
- 2021年秋季学期 南京大学ICS课程 PA实验部分☆111Updated 2 years ago
- This repository is used to release the Labs of Computer Architecture Course from USTC☆35Updated 5 years ago
- Introduction to Computer Systems (II), Spring 2021☆46Updated 3 years ago
- A simple RISC-V CPU written in Verilog.☆44Updated last month
- 基于SAT的二进制数独游戏求解程序-基准版☆19Updated 2 years ago