DergLabs / Artix-Express-35
This is a base design for an Artix-7 35T based FPGA card with PCIE and USB interface. This is meant as an open source, DIY alternative to certain commercial PCIE FPGA development cards.
☆22Updated 2 years ago
Alternatives and similar repositories for Artix-Express-35:
Users that are interested in Artix-Express-35 are comparing it to the libraries listed below
- A pice to usb3.0 artix-7 FPGA card with M.2 M-Key interface, support pcileech and riffa and etc...☆31Updated last year
- An open source PCIe DMA capture card☆100Updated last year
- PCIe Screamer - TLPs experiments...☆175Updated last year
- FTDI FT245 Style Synchronous/Asynchronous FIFO Bridge☆32Updated 3 years ago
- FPGA gateware and pre-build bitstreams that expose SPI over JTAG. The protocol is implemented (among others) by openocd.☆53Updated 2 years ago
- FTDI FT600 SuperSpeed USB3.0 to AXI bus master☆94Updated 4 years ago
- DMA attacks over PCI Express based on Xilinx Zynq-7000 series SoC☆60Updated 3 years ago
- SW SDR☆43Updated last year
- ☆45Updated 3 years ago
- KiCad PCB project of Logic Analyzer☆39Updated 4 years ago
- USB serial device (CDC-ACM)☆38Updated 4 years ago
- ch347 480Mbps high-speed USB to Jtag/I2C/SPI/Uart/GPIO etc.☆136Updated last month
- PYNQ-Z1 + AD936X openwifi capable SDR platform☆84Updated 2 years ago
- LiteX based M2 SDR FPGA board.☆98Updated last week
- Altium Designer libraries for ANSI/VITA 57 FPGA Mezzanine Card (FMC) Standard☆43Updated 3 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆89Updated 4 years ago
- ☆37Updated 3 years ago
- 0 - 32 MHz full spectrum and SDR Receiver with a very cheap FPGA board☆24Updated 7 months ago
- SPI bus slave and flip-flop register memory map implemented in Verilog 2001 for FPGAs☆15Updated 5 years ago
- This repository contains Design files for Various Base board Designed for Avnet Zynq Ultrascale+ FPGA SOC☆16Updated 6 months ago
- Software Defined Radio receiver in Marsohod2 Altera Cyclone III board☆46Updated 8 years ago
- LiteX development baseboards arround the SQRL Acorn.☆61Updated 2 weeks ago
- Design files for sdr5 prototype (Zynq + AD9363)☆98Updated 5 years ago
- Open-source Logic Analyzer gateware for various FPGA dev boards/replacement gateware for commercially available logic analyzers.☆136Updated 3 years ago
- Tang Mega 138K Pro examples☆68Updated 3 months ago
- FTDI EEPROM dumps for common JTAG FPGA programmers☆75Updated last year
- 🔴 SystemVerilog FPGA cores to communicate with FTDI Synchronous/Asynchronous FIFOs (FT245 protocol)☆40Updated 3 years ago
- Microsoft Catapult FPGA, Catapult V3, PCIE Test Demo, On-board usb Blaster and OpenCL BSP☆54Updated 2 years ago
- Digilent JTAG clone hardware + eeprom firmware (.bin)☆62Updated 2 years ago
- Minimal SDR with Lattice MachXO2 FPGA. And a port to Cyclone3 by Steven Groom☆105Updated 4 years ago