ARM-software / CSALLinks
Coresight Access Library
☆129Updated 3 months ago
Alternatives and similar repositories for CSAL
Users that are interested in CSAL are comparing it to the libraries listed below
Sorting:
- CoreSight trace stream decoder developed openly☆177Updated 3 months ago
- ARM PTM decoder, and ARM ETM v4 decoder. ptm2human is a decoder for trace data outputted by Program Trace Macrocell (PTM) and Embedded Tr…☆57Updated 11 months ago
- Sources for the AARCH64 experiments for posts on https://krinkinmu.github.io/☆35Updated 3 years ago
- A utility for decoding aarch64 ESR register values.☆104Updated last week
- embedded-iot_profile☆103Updated 5 years ago
- MultiZone® Security TEE for Arm® Cortex®-M is the quick and safe way to add security and separation to any Cortex-M based device. MultiZo…☆14Updated 2 years ago
- Python Based ARM CoreSight Debug and Trace Tools☆77Updated 2 years ago
- Tool for automatically generating MMU and translation table setup code, whether to drag and drop into your own bare metal arm64 projects …☆80Updated 3 years ago
- The Captive Hypervisor☆45Updated last month
- mTower is Trusted Execution Environment specially designed to be used on MicroController Units (MCUs) supporting ARM TrustZone technology…☆67Updated 3 weeks ago
- An open-source deterministic fault attack simulator prototype☆62Updated 5 years ago
- PCI device for qemu with mmio, pio, dma☆77Updated 9 years ago
- SyzTrust's main repository. Start here to install.☆17Updated last year
- Creating a custom PCI device in QEMU and a module for it in the Linux kernel.☆96Updated 11 years ago
- Tools for analyzing and browsing Tarmac instruction traces.☆79Updated 3 months ago
- Header-only C library for reading/writing 64-bit Arm registers, automatically generated by parsing the AArch64 System Register XML.☆33Updated 4 years ago
- The first AVR32 impelmentation for QEMU☆46Updated last year
- QEMU Development Toolkit☆43Updated 2 months ago
- This System Control Processor (SCP) firmware repository is no longer used and has been set to Read-only for archiving purposes. Please re…☆256Updated last year
- Proof-of-concept implementation for the paper "A Security RISC: Microarchitectural Attacks on Hardware RISC-V CPUs" (IEEE S&P 2023)☆77Updated 2 months ago
- Makefiles to use OP-TEE on various platforms☆126Updated last week
- A port of the RIPE suite to RISC-V.☆29Updated 7 years ago
- Trigger the rowhammer bug on ARMv8☆34Updated 6 years ago
- ☆24Updated 3 months ago
- Coresight Wire Protocol (CSWP) Server/Client and streaming trace examples.☆28Updated 6 months ago
- Pre-Silicon Hardware Fuzzing Toolkit☆60Updated 5 months ago
- Official QEMU mirror. Please see http://wiki.qemu.org/Contribute/SubmitAPatch for how to submit changes to QEMU. Pull Requests are ignore…☆25Updated last week
- LTZVisor: a Lightweight TrustZone-assisted Hypervisor☆83Updated 7 years ago
- MultiZone® Security TEE is the quick and safe way to add security and separation to any RISC-V processors. The RISC-V standard ISA doesn'…☆87Updated 2 years ago
- Test suite☆87Updated last week