Linaro / OpenCSDLinks
CoreSight trace stream decoder developed openly
☆173Updated 3 weeks ago
Alternatives and similar repositories for OpenCSD
Users that are interested in OpenCSD are comparing it to the libraries listed below
Sorting:
- Coresight Access Library☆129Updated 3 weeks ago
- ARM PTM decoder, and ARM ETM v4 decoder. ptm2human is a decoder for trace data outputted by Program Trace Macrocell (PTM) and Embedded Tr…☆55Updated 8 months ago
- Xilinx's fork of Quick EMUlator (QEMU) with improved support and modelling for the Xilinx platforms.☆276Updated last week
- Simple program to read & write to a pci device from userspace☆328Updated 6 years ago
- A utility for decoding aarch64 ESR register values.☆99Updated last week
- Tools for analyzing and browsing Tarmac instruction traces.☆79Updated 3 weeks ago
- This System Control Processor (SCP) firmware repository is no longer used and has been set to Read-only for archiving purposes. Please re…☆255Updated last year
- The main Embench repository☆293Updated last year
- A set of benchmarks chosen to show the energy consumption of embedded devices under different conditions☆69Updated 2 years ago
- TACLe Benchmarks☆53Updated 2 weeks ago
- MultiZone® Security TEE is the quick and safe way to add security and separation to any RISC-V processors. The RISC-V standard ISA doesn'…☆86Updated last year
- Creating a custom PCI device in QEMU and a module for it in the Linux kernel.☆96Updated 11 years ago
- Cally, a C project call graph generator using GCC's generated Register Transfer Language (RTL) files☆200Updated last year
- LTZVisor: a Lightweight TrustZone-assisted Hypervisor☆81Updated 7 years ago
- Machine-readable data describing Arm architecture and implementations. Includes JSON descriptions of implemented PMU events.☆56Updated 9 months ago
- Coresight Wire Protocol (CSWP) Server/Client and streaming trace examples.☆28Updated 4 months ago
- A port of the RIPE suite to RISC-V.☆29Updated 7 years ago
- Valgrind with support for the RISCV64/Linux platform.☆68Updated last year
- MultiZone® Security TEE for Arm® Cortex®-M is the quick and safe way to add security and separation to any Cortex-M based device. MultiZo…☆14Updated 2 years ago
- Containing dozens of real-world and synthetic tests, CoreMark®-PRO (2015) is an industry-standard benchmark that measures the multi-proce…☆210Updated last year
- Device trees used by QEMU to describe the hardware☆53Updated this week
- Enable user-mode access to ARMv7/Linux performance counters☆42Updated 9 years ago
- Proof-of-concept implementation for the paper "A Security RISC: Microarchitectural Attacks on Hardware RISC-V CPUs" (IEEE S&P 2023)☆73Updated this week
- Simple, single-file, dependency-free GDB stub that can be easily dropped in to your project.☆246Updated 3 years ago
- embedded-iot_profile☆103Updated 5 years ago
- ☆24Updated last month
- RISC-V Security Model☆33Updated last week
- bare metal ARM examples to be run with qemu-system-arm☆77Updated 6 years ago
- Simple machine mode program to probe RISC-V control and status registers☆126Updated 2 years ago
- RISC-V Profiles and Platform Specification☆114Updated 2 years ago