Exploring CXL on QEMU Emulation
☆36Mar 4, 2025Updated last year
Alternatives and similar repositories for CXL-Emulator-QEMU
Users that are interested in CXL-Emulator-QEMU are comparing it to the libraries listed below
Sorting:
- Tigon: A Distributed Database for a CXL Pod [OSDI '25]☆45Nov 25, 2025Updated 3 months ago
- A tool for cross-checking Verilog compilers☆14Apr 16, 2025Updated 10 months ago
- A standalone CXL-enabled system simulator.☆19Jan 10, 2026Updated last month
- Towards Sound Reassembly of Modern x86-64 Binaries (ASPLOS'25)☆20Apr 1, 2025Updated 11 months ago
- Mako is a low-pause, high-throughput garbage collector designed for memory-disaggregated datacenters.☆15Sep 2, 2024Updated last year
- A minimal in MLIR dialect along the lines of STG to represent laziness.☆17Jan 7, 2022Updated 4 years ago
- Note repository for studying Peripheral Component Interconnect Express (PCIe) and Compute Express Link (CXL).☆15Feb 17, 2025Updated last year
- ☆18Apr 8, 2022Updated 3 years ago
- Open Source SSD Controller. NVMe and Lightstor variants☆18May 21, 2014Updated 11 years ago
- ☆14May 28, 2019Updated 6 years ago
- The artifact of the SOSP '25 paper "CortenMM: Efficient Memory Management with Strong Correctness Guarantees".☆41Nov 12, 2025Updated 3 months ago
- Handwritten GEMM using Intel AMX (Advanced Matrix Extension)☆17Jan 11, 2025Updated last year
- Bᴛᴏʀ2MLIR: A Format and Toolchain for Hardware Verification☆20Sep 4, 2025Updated 6 months ago
- Wrapper for ETH Ariane Core☆22Sep 2, 2025Updated 6 months ago
- ArgoDSM - A Page-Based Software Distributed Shared Memory System☆45Updated this week
- ☆22Nov 7, 2023Updated 2 years ago
- ☆21Jul 10, 2025Updated 7 months ago
- Implements kernels with RISC-V Vector☆22Mar 24, 2023Updated 2 years ago
- A enumerator for MLIR, relying on the information given by IRDL.☆23Feb 27, 2026Updated last week
- This is a repo listing papers/blogs/news related to CXL. Let's take the leap to Next-Gen memory system with the awesome CXL☆21Jul 10, 2024Updated last year
- A full-system, cycle-level simulator based on gem5 that provides complete support for all three CXL sub-protocols and all three types of …☆131Updated this week
- An open-source FPTree implementation☆27May 4, 2022Updated 3 years ago
- A Specification and a Library for Data Exchange in Polyhedral Compilation Tools☆32Jul 19, 2024Updated last year
- The prototype for NSDI paper "NetHint: White-Box Networking for Multi-Tenant Data Centers"☆26Feb 2, 2024Updated 2 years ago
- Artifacts of EuroSys'24 paper "Exploring Performance and Cost Optimization with ASIC-Based CXL Memory"☆31Feb 21, 2024Updated 2 years ago
- The translator that supports translating NVPTX to SPIR-V. This translator is modified from LLVM-SPIR-V Translator.☆44Oct 25, 2021Updated 4 years ago
- Wrappers for open source FPU hardware implementations.☆37Nov 27, 2025Updated 3 months ago
- ☆36Jan 21, 2021Updated 5 years ago
- CXL remote offloading data movement aware compiler☆73Feb 25, 2026Updated last week
- FPGA acceleration of arbitrary precision floating point computations.☆40May 17, 2022Updated 3 years ago
- Kinematic and dynamic models of continuum and articulated soft robots.☆15Nov 22, 2025Updated 3 months ago
- ETHZ Heterogeneous Accelerated Compute Cluster.☆38Oct 7, 2025Updated 5 months ago
- Pond: CXL-Based Memory Pooling Systems for Cloud Platforms (ASPLOS'23)☆220Oct 13, 2024Updated last year
- Port of the LLVM compiler infrastructure to the time-predictable processor Patmos☆15Apr 2, 2025Updated 11 months ago
- ☆42Feb 3, 2026Updated last month
- OZZ: Identifying Kernel Out-of-Order Concurrency Bugs with In-Vivo Memory Access Reordering☆51Sep 2, 2024Updated last year
- wasm bindings for huggingface tokenizers library☆34Jun 30, 2022Updated 3 years ago
- Heterogeneous Memory Software Development Kit☆91Jan 7, 2026Updated 2 months ago
- A Progam-Behavior-Guided Far Memory System☆36Oct 26, 2023Updated 2 years ago