南京航空航天大学计算机专业计算机组成原理，单周期和流水线cpu设计实验相关代码
☆13Nov 18, 2020Updated 5 years ago
Alternatives and similar repositories for PrinciplesofComputerOrganization
Users that are interested in PrinciplesofComputerOrganization are comparing it to the libraries listed below
Sorting:
- ☆11Mar 14, 2023Updated 2 years ago
- ☆14Jan 22, 2026Updated last month
- 秦志金教授论文☆11Sep 14, 2021Updated 4 years ago
- CORE-V eXtension Interface compliant RISC-V [F|Zfinx] Coprocessor☆13Nov 12, 2025Updated 3 months ago
- Tcl examples repository designed primarily for use with the latest version of the Libero® SoC Design Suite.☆11Jul 18, 2024Updated last year
- Includes the SVD-based approximation algorithms for compressing deep learning models and the FPGA accelerators exploiting such approximat…☆16Mar 3, 2023Updated 2 years ago
- ☆10Feb 27, 2020Updated 6 years ago
- ☆11Oct 2, 2023Updated 2 years ago
- Example Projects for the Microsemi SmartFusion 2☆11Dec 10, 2017Updated 8 years ago
- ☆11Nov 8, 2022Updated 3 years ago
- Eyeriss Hardware Accelerator for Machine Learning☆13May 29, 2022Updated 3 years ago
- An FPGA design for simulating biological neurons☆17Jul 5, 2024Updated last year
- ☆12Apr 18, 2023Updated 2 years ago
- including compiler to encode DGL GNN model to instructions, runtime software to transfer data and control the accelerator, and hardware v…☆14Nov 19, 2023Updated 2 years ago
- ☆12May 16, 2021Updated 4 years ago
- ☆16Jul 1, 2024Updated last year
- 5级流水线MIPS-lite微系统（北京工业大学计组课设）☆10Oct 1, 2021Updated 4 years ago
- RTL generator for SpGEMM☆10Feb 2, 2021Updated 5 years ago
- An unofficial LaTeX Beamer theme that is trying to follow the Coprorate Design Guidelines of Leibniz Universität Hannover.☆17Mar 28, 2025Updated 11 months ago
- [ICLR 2024] heterogeneous MoE: mixture of weak & strong experts on graphs https//openreview.net/pdf?id=wYvuY60SdD☆20Apr 6, 2025Updated 10 months ago
- Implementation of paper "GraphACT: Accelerating GCN Training on CPU-FPGA Heterogeneous Platform".☆12Jun 25, 2020Updated 5 years ago
- AHB-lite, AHB-APB bridge and extended APB side architecture in SystemVerilog☆17Sep 2, 2023Updated 2 years ago
- ☆17Oct 6, 2023Updated 2 years ago
- ☆16Apr 6, 2022Updated 3 years ago
- ☆20May 14, 2025Updated 9 months ago
- [FPGA-2022] N3H-Core: Neuron-designed Neural Network Accelerator via FPGA-based Heterogeneous Computing Cores☆11Dec 16, 2021Updated 4 years ago
- Generates intermediate tensor outputs for tflite☆15Apr 12, 2019Updated 6 years ago
- This is the RTL implementation of Shenjing, a low power neuromorphic computing accelerator☆17Apr 12, 2020Updated 5 years ago
- Future Electronics Creative Eval Board featuring a Microsemi SmartFusion2 or IGLOO2 FPGA☆16Oct 7, 2019Updated 6 years ago
- OBI SystemVerilog synthesizable interconnect IPs for on-chip communication☆19Jan 9, 2026Updated last month
- ☆17Dec 19, 2025Updated 2 months ago
- IPs for data-plane integration of Hardware Processing Engines (HWPEs) within a PULP system☆21Jan 17, 2026Updated last month
- An HBM FPGA based SpMV Accelerator☆17Aug 29, 2024Updated last year
- 基于Huffman算法的文件压缩项目☆13Aug 17, 2017Updated 8 years ago
- [TECS'23] A project on the co-design of Accelerators and CNNs.☆21Dec 10, 2022Updated 3 years ago
- DETRtime, a framework for time-series segmentation☆20Jul 25, 2023Updated 2 years ago
- ☆19Dec 4, 2025Updated 2 months ago
- [FPGA 2020] Open sourced implementation for the ACM/SIGDA FPGA '20 paper titled "GraphACT: Accelerating GCN Training on CPU-FPGA Heteroge…☆19Mar 6, 2021Updated 4 years ago
- ☆24May 26, 2022Updated 3 years ago