Alternatives and similar repositories for zephyr_porting_gd32v

Users that are interested in zephyr_porting_gd32v are comparing it to the libraries listed below

• vengineer-systemverilog / All-of-SystemVerilog
  みんなのSystemVerilog
  ☆19Updated 3 years ago
• ciniml / fpga_samples
  FPGA samples
  ☆23Updated 2 months ago
• d-kato / mbed-gr-libs
  Library group for GR-boards.
  ☆12Updated 5 years ago
• ciniml / debug-tools-builder
  Build scripts of debug tools for Cortex M
  ☆15Updated last year
• panda5mt / KyogenRV
  The Simple 5-staged pipeline RISC-V written in chisel3 for intel FPGA.
  ☆45Updated 4 years ago
• ryuz / jelly
  Original FPGA platform
  ☆62Updated last week
• kadomoto / poyo-v
  Open source RISC-V IP core for FPGA/ASIC design
  ☆30Updated 10 months ago
• aquaxis / synverll
  ☆14Updated 8 years ago
• fixstars / xg_mac
  10G Ethernet MAC implementation
  ☆21Updated 4 years ago
• ciniml / tn_serv
  SERV RISC-V sample for Tang Nano FPGA board
  ☆19Updated 5 years ago
• kazuyamashi / cReComp
  ☆13Updated 6 years ago
• QuickLogic-Corp / quicklogic-fpga-toolchain
  Open Source FPGA toolchain and documentation for QuickLogic devices and eFPGA IP
  ☆38Updated 3 years ago
• diningyo / dirv
  This is my first trial project for designing RISC-V in Chisel
  ☆17Updated last year
• nlsynth / karuta
  Karuta HLS Compiler: High level synthesis from prototype based object oriented script language to RTL (Verilog) aiming to be useful for F…
  ☆105Updated 3 years ago
• msyksphinz-self / swimmer_riscv
  Instruction set simulator for RISC-V
  ☆53Updated 4 years ago
• horie-t / homemade-riscv
  『プログラマのためのFPGAによるRISC-Vマイコンの作り方』のサポート・リポジトリ
  ☆13Updated 5 years ago
• tomverbeure / vexriscv_ocd_blog
  Repo that shows how to use the VexRiscv with OpenOCD and semihosting.
  ☆25Updated 3 years ago
• sonydevworld / spresense-nuttx
  NuttX fork for Spresense
  ☆41Updated 2 years ago
• ghz-ws / fpga_dsp
  DSP by FPGA
  ☆14Updated last year
• osafune / tangnano-hdmi
  HDMI-VGA output sample for Tang-NANO
  ☆24Updated 5 years ago
• kingyoPiyo / Tang-Nano_Tetris
  Tetris on Tang-Nano FPGA
  ☆47Updated 3 years ago
• blackmesalabs / hyperram
  Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC
  ☆86Updated 6 years ago
• Efinix-Inc / xyloni
  This repo is for Efinix Xyloni development board users. It has projects and software to get you started working with the board.
  ☆42Updated 2 years ago
• godzilla-max / freertps
  a free, portable, minimalist, work-in-progress RTPS implementation
  ☆12Updated 7 years ago
• PyHDI / PyCoRAM
  Python-based Portable IP-core Synthesis Framework for FPGA-based Computing
  ☆52Updated 8 years ago
• RuSys / Verugent
  Verilog generation tool written in Rust
  ☆58Updated last year
• Digilent / Arty
  ☆48Updated 8 years ago
• nlsynth / iroha
  Intermediate Representation Of Hardware Abstraction (LLVM-ish for HLS)
  ☆35Updated 3 years ago
• kingyoPiyo / Pico-100BASE-FX
  100BASE-FX Transmitter on RP2040
  ☆23Updated 8 months ago
• MakeLSI / OpenRule1um
  Open design rule (1um)
  ☆18Updated 2 years ago