Alternatives and similar repositories for RT-Thread-on-Allwinner-D1H

Users that are interested in RT-Thread-on-Allwinner-D1H are comparing it to the libraries listed below

• kumaashi / RaspberryPI
  Playground of RaspberryPi baremetal (V3D, HDMI Audio, DMA, DWC2 USBHost, UART, Framebuffer)
  ☆44Updated 3 years ago
• ipacman / xv6-riscv
  Xv6 ports for RISC-V
  ☆15Updated last year
• revaldinho / opc
  One Page CPU Project - CPU, Assembler & Emulator each in a single page of code
  ☆83Updated last year
• michaelengel / xv6-rv32
  Port of MIT's xv6 OS to 32 bit RISC V
  ☆44Updated 3 years ago
• jevinskie / riscv-smol-linux-kernel
  Patched sources/configs for RISC-V Linux with musl-based toolchain targeting 8 MB RAM
  ☆24Updated 3 years ago
• raspberrypi / armulet
  ☆21Updated 6 months ago
• hamsternz / emulate-risc-v
  A very simple RISC-V ISA emulator.
  ☆39Updated 5 years ago
• j-core / jcore-cpu
  J-Core J2/J32 5 stage pipeline CPU core
  ☆61Updated 5 years ago
• inaciose / noos
  Allwinner A20 bare metal samples
  ☆10Updated 8 years ago
• jbentham / zerowi
  ☆36Updated 5 years ago
• anuejn / XC9500
  WIP open source tooling for the XC9500 / XC9500XL series of CPLDs from Xilinx.
  ☆11Updated 4 years ago
• c3d2 / SuperV3s
  Evaluation board for Allwinner V3s
  ☆13Updated 8 years ago
• gundy / tinyfpga-bx-game-soc
  A PicoRV32 SoC for the TinyFPGA BX with peripherals designed for building games
  ☆23Updated 7 years ago
• AZO234 / RaspberryPi_BareMetal
  RaspberryPi BareMetal env
  ☆41Updated 6 months ago
• gtjennings1 / HyperBUS
  A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs
  ☆63Updated 7 years ago
• ryomuk / TangNanoDCJ11MEM
  Memory system and UART implemented on Tang Nano 20K for DEC DCJ11 PDP-11 Processor
  ☆80Updated 4 months ago
• sy2002 / QNICE-FPGA
  QNICE-FPGA is a 16-bit computer system for recreational programming built as a fully-fledged System-on-a-Chip in portable VHDL.
  ☆76Updated last year
• Chalandi / Blinky_Pico2_dual_core_nosdk
  Bare-metal programming on RP2350 dual-core ARM Cortex-m33/RISC-V Hazard3 (non-SDK)
  ☆21Updated 8 months ago
• SapionAps / ParaTos
  Userspace Tos (and MiNT) emulator for Linux.
  ☆11Updated 2 years ago
• lisper / cpus-pdp11
  FPGA based PDP-11 cpu
  ☆18Updated 10 years ago
• tommythorn / tinytapeout-4-bit-cpu
  A design for TinyTapeout
  ☆18Updated 3 years ago
• sellicott / tcc-riscv32
  Port TCC (Tiny C Compiler) to support Risc-V 32 targets (specifically for the ESP32-C3). This project is a work-in-progress and is not cu…
  ☆73Updated 3 weeks ago
• cyrozap / Pano-Logic-Zero-Client-G2-FPGA-Demo
  Constraints file and Verilog demo code for the Pano Logic Zero Client G2
  ☆17Updated 7 years ago
• atgreen / moxie-cores
  Moxie-compatible core repository
  ☆47Updated 5 months ago
• Wren6991 / Hazard2
  Smol 2-stage RISC-V processor in nMigen
  ☆26Updated 4 years ago
• arcanebyte / uniplus
  ☆13Updated 5 years ago
• DoctorWkt / CSCv2
  Version 2 of my Crazy Small CPU
  ☆76Updated 7 years ago
• nsauzede / cpu86
  🔌 CPU86 - Free VHDL CPU8088 IP core - ported to Papilio and Max1000 FPGA
  ☆47Updated 5 months ago
• zylin / zpugcc
  ☆54Updated 8 years ago
• csherratt / BillBe
  BillBe is an (incomplete) Hobbit BeBox emulator.
  ☆12Updated 8 years ago