ylyamin / RT-Thread-on-Allwinner-D1H
Experimentation with the RT-Thread Operating System with the Allwinner D1H
☆8Updated 2 months ago
Alternatives and similar repositories for RT-Thread-on-Allwinner-D1H:
Users that are interested in RT-Thread-on-Allwinner-D1H are comparing it to the libraries listed below
- A baremetal experiment of Allwinner D1, without FEL☆31Updated last year
- Small 32-bit RISC-V CPU with a half-width datapath inspired by the 68000☆16Updated last year
- LK embedded kernel☆24Updated 2 weeks ago
- riscv64 d1-nezha baremeta(Allwinner D1 riscv chip)☆78Updated 3 years ago
- Port of the xv6 OS to the VisionFive 2 RISC V board☆18Updated last year
- buildroot fork☆35Updated this week
- ☆43Updated 3 years ago
- rpi-internal-registers☆41Updated 5 years ago
- Mainline-friendly SPL for D1☆34Updated 2 years ago
- Xv6 ports for RISC-V☆10Updated 2 months ago
- Allwinner A20 bare metal samples☆10Updated 7 years ago
- Patches include sunxi platform support and various driver fixes☆39Updated last year
- Documenting the Anlogic FPGA bit-stream format.☆86Updated 2 years ago
- Patches include sunxi platform support and various driver fixes☆79Updated 3 weeks ago
- Raspberry Pi bare metal code for qemu raspi2 and raspi3.☆51Updated 3 years ago
- 8051/8052 emulator with curses-based UI☆119Updated 9 months ago
- Port of MIT's xv6 OS to 32 bit RISC V☆34Updated 2 years ago
- A very simple RISC-V ISA emulator.☆37Updated 4 years ago
- build mainline SBI and Linux for allwinner D1 nezha board☆10Updated 3 years ago
- A simple framework to boot an Allwinner H3 SoC and run bare metal code☆22Updated 11 months ago
- Small footprint, low dependency, C code implementation of a FAT16 & FAT32 driver.☆65Updated 5 years ago
- Port TCC (Tiny C Compiler) to support Risc-V 32 targets (specifically for the ESP32-C3). This project is a work-in-progress and is not cu…☆64Updated last year
- ☆24Updated 3 years ago
- ☆32Updated 4 years ago
- K210 run linux nommu (From Damien Le Moal's patch)☆156Updated last year
- Patched sources/configs for RISC-V Linux with musl-based toolchain targeting 8 MB RAM☆24Updated 2 years ago
- Andy's Workshop Sprite Engine☆45Updated 10 years ago
- Port of MIT's xv6 OS to the Nezha RISC-V board with Allwinner D1 SoC☆104Updated 2 years ago
- Programmer for the Lattice ECP5 series, making use of FTDI based adaptors☆88Updated 3 months ago