Alternatives and similar repositories for RT-Thread-on-Allwinner-D1H

Users that are interested in RT-Thread-on-Allwinner-D1H are comparing it to the libraries listed below

• cbiffle / hapenny
  Small 32-bit RISC-V CPU with a half-width datapath inspired by the 68000
  ☆16Updated last year
• hamsternz / emulate-risc-v
  A very simple RISC-V ISA emulator.
  ☆38Updated 4 years ago
• Ouyancheng / FlatHeadBro
  A baremetal experiment of Allwinner D1, without FEL
  ☆33Updated 2 years ago
• michaelengel / xv6-rv32
  Port of MIT's xv6 OS to 32 bit RISC V
  ☆42Updated 3 years ago
• ipacman / xv6-riscv
  Xv6 ports for RISC-V
  ☆14Updated 11 months ago
• raspberrypi / armulet
  ☆20Updated 3 months ago
• ultraembedded / fat_io_lib
  Small footprint, low dependency, C code implementation of a FAT16 & FAT32 driver.
  ☆73Updated 6 years ago
• jbentham / zerowi
  ☆35Updated 5 years ago
• sellicott / tcc-riscv32
  Port TCC (Tiny C Compiler) to support Risc-V 32 targets (specifically for the ESP32-C3). This project is a work-in-progress and is not cu…
  ☆73Updated 2 months ago
• Chalandi / Blinky_Pico2_dual_core_nosdk
  Bare-metal programming on RP2350 dual-core ARM Cortex-m33/RISC-V Hazard3 (non-SDK)
  ☆21Updated 6 months ago
• revaldinho / opc
  One Page CPU Project - CPU, Assembler & Emulator each in a single page of code
  ☆82Updated last year
• ZipCPU / icozip
  A ZipCPU demonstration port for the icoboard
  ☆19Updated 4 years ago
• michaelengel / xv6-d1
  Port of MIT's xv6 OS to the Nezha RISC-V board with Allwinner D1 SoC
  ☆107Updated 2 years ago
• kumaashi / RaspberryPI
  Playground of RaspberryPi baremetal (V3D, HDMI Audio, DMA, DWC2 USBHost, UART, Framebuffer)
  ☆42Updated 3 years ago
• krakenlake / vmon
  Tiny RISC-V machine code monitor written in RISC-V assembly.
  ☆54Updated 2 weeks ago
• theandrew168 / bronzebeard
  Minimal assembler and ecosystem for bare-metal RISC-V development
  ☆56Updated last year
• michg / riscv32_lcc
  ☆11Updated 5 years ago
• emeb / up5k_6502
  A simple 6502 system built on a Lattice Ultra Plus 5k FPGA
  ☆14Updated 6 years ago
• damien-lemoal / riscv64-nommu-buildroot
  ☆43Updated 4 years ago
• inaciose / noos
  Allwinner A20 bare metal samples
  ☆10Updated 8 years ago
• HeavyPixels / QuickSilverNEO
  ☆28Updated 9 years ago
• jevinskie / riscv-smol-linux-kernel
  Patched sources/configs for RISC-V Linux with musl-based toolchain targeting 8 MB RAM
  ☆24Updated 3 years ago
• j-core / jcore-cpu
  J-Core J2/J32 5 stage pipeline CPU core
  ☆54Updated 4 years ago
• abnoname / iceZ0mb1e
  FPGA 8-Bit TV80 SoC for Lattice iCE40 with complete open-source toolchain flow using yosys and SDCC
  ☆58Updated 2 years ago
• cr1901 / sentinel
  Another size-optimized RISC-V CPU for your consideration.
  ☆58Updated 2 weeks ago
• gtjennings1 / HyperBUS
  A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs
  ☆63Updated 6 years ago
• DoctorWkt / CSCv2
  Version 2 of my Crazy Small CPU
  ☆73Updated 6 years ago
• alangarf / apple-one
  An attempt at a small Verilog implementation of the original Apple 1 on an FPGA
  ☆150Updated 2 months ago
• AZO234 / RaspberryPi_BareMetal
  RaspberryPi BareMetal env
  ☆41Updated 4 months ago
• nucleisys / Bumblebee_Core_Doc
  The directory to save Bumblebee core's documents, just for GD32VF103 RISC-V Core
  ☆43Updated 4 years ago