Alternatives and similar repositories for RT-Thread-on-Allwinner-D1H

Users that are interested in RT-Thread-on-Allwinner-D1H are comparing it to the libraries listed below

• ipacman / xv6-riscv
  Xv6 ports for RISC-V
  ☆14Updated last year
• raspberrypi / armulet
  ☆21Updated 4 months ago
• michaelengel / xv6-rv32
  Port of MIT's xv6 OS to 32 bit RISC V
  ☆43Updated 3 years ago
• AZO234 / RaspberryPi_BareMetal
  RaspberryPi BareMetal env
  ☆41Updated 5 months ago
• michaelengel / xv6-d1
  Port of MIT's xv6 OS to the Nezha RISC-V board with Allwinner D1 SoC
  ☆107Updated 3 years ago
• revaldinho / opc
  One Page CPU Project - CPU, Assembler & Emulator each in a single page of code
  ☆82Updated last year
• ultraembedded / fat_io_lib
  Small footprint, low dependency, C code implementation of a FAT16 & FAT32 driver.
  ☆73Updated 6 years ago
• csherratt / BillBe
  BillBe is an (incomplete) Hobbit BeBox emulator.
  ☆12Updated 8 years ago
• hamsternz / emulate-risc-v
  A very simple RISC-V ISA emulator.
  ☆38Updated 5 years ago
• c3d2 / SuperV3s
  Evaluation board for Allwinner V3s
  ☆13Updated 7 years ago
• jevinskie / riscv-smol-linux-kernel
  Patched sources/configs for RISC-V Linux with musl-based toolchain targeting 8 MB RAM
  ☆24Updated 3 years ago
• Ouyancheng / FlatHeadBro
  A baremetal experiment of Allwinner D1, without FEL
  ☆33Updated 2 years ago
• sy2002 / QNICE-FPGA
  QNICE-FPGA is a 16-bit computer system for recreational programming built as a fully-fledged System-on-a-Chip in portable VHDL.
  ☆75Updated last year
• cbiffle / hapenny
  Small 32-bit RISC-V CPU with a half-width datapath inspired by the 68000
  ☆16Updated last year
• emeb / up5k_6502
  A simple 6502 system built on a Lattice Ultra Plus 5k FPGA
  ☆14Updated 6 years ago
• ZipCPU / icozip
  A ZipCPU demonstration port for the icoboard
  ☆19Updated 4 years ago
• cyrozap / Pano-Logic-Zero-Client-G2-FPGA-Demo
  Constraints file and Verilog demo code for the Pano Logic Zero Client G2
  ☆17Updated 7 years ago
• tommythorn / tinytapeout-4-bit-cpu
  A design for TinyTapeout
  ☆18Updated 3 years ago
• kumaashi / RaspberryPI
  Playground of RaspberryPi baremetal (V3D, HDMI Audio, DMA, DWC2 USBHost, UART, Framebuffer)
  ☆42Updated 3 years ago
• sellicott / tcc-riscv32
  Port TCC (Tiny C Compiler) to support Risc-V 32 targets (specifically for the ESP32-C3). This project is a work-in-progress and is not cu…
  ☆73Updated 3 months ago
• jamesgraves / licheerv-debian-linux
  Build scripts for creating a Debian GNU/Linux image for the Lichee RV RISC-V board
  ☆14Updated last year
• DoctorWkt / CSCv2
  Version 2 of my Crazy Small CPU
  ☆73Updated 7 years ago
• x653 / xv6-riscv-fpga
  Build a RISC-V computer system on fpga iCE40HX8K-EVB and run UNIX xv6 using only FOSS (free and open source hard- and software).
  ☆56Updated 2 years ago
• swetland / gateware
  A collection of little open source FPGA hobby projects
  ☆50Updated 5 years ago
• j-core / jcore-cpu
  J-Core J2/J32 5 stage pipeline CPU core
  ☆56Updated 5 years ago
• atgreen / moxie-cores
  Moxie-compatible core repository
  ☆47Updated 4 months ago
• HeavyPixels / QuickSilverNEO
  ☆28Updated 9 years ago
• theandrew168 / bronzebeard
  Minimal assembler and ecosystem for bare-metal RISC-V development
  ☆56Updated last year
• riscv-mcu / riscv-gnu-toolchain
  GNU toolchain for RISC-V, including GCC. Tweaked for microcontrollers.
  ☆33Updated last month
• wel97459 / FPGACosmacELF
  A re-creation of a Cosmac ELF computer, Coded in SpinalHDL
  ☆42Updated 4 years ago