SiFive Kernel Library
☆33Nov 6, 2026Updated this week
Alternatives and similar repositories for skl
Users that are interested in skl are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆12Sep 19, 2026Updated last month
- An example of on-boarding a PIO block in with duh and wake☆12Nov 18, 2020Updated 5 years ago
- Wake build descriptions of hardware generators☆12Dec 11, 2020Updated 5 years ago
- Windows Cheater☆11Jun 25, 2026Updated 4 months ago
- ☆12Jan 22, 2026Updated 9 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- RISC-V Online Help☆36Oct 28, 2026Updated 2 weeks ago
- RISC-V IOMMU in verilog☆22Jun 18, 2022Updated 4 years ago
- Zilsd (Load/Store Pair for RV32) Fast-Track Extension☆14Mar 6, 2026Updated 8 months ago
- SimCommand is a library for writing high-performance RTL testbenches with simulation threads in Scala using chiseltest.☆16Aug 30, 2023Updated 3 years ago
- Sphinx extension to show some ❤️ to your GitHub contributors☆10Jun 19, 2026Updated 4 months ago
- A runtime-independent crate for transforming Wasm-DWARF☆12Mar 11, 2020Updated 6 years ago
- LLM Agent for Hardware Description Language☆24Jun 7, 2025Updated last year
- A list of articles outside of the official MLIR docs that I've found useful for learning MLIR☆13Aug 16, 2023Updated 3 years ago
- 由HelloLLVM社区主席邱吉博士发起，联合HelloGCC等技术社区，推出了「南盘江计划」，致力于帮助更多的女性工程师在编译等基础软件领域实现个人职业目标。☆39Jul 5, 2025Updated last year
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- A tool for cross-checking Verilog compilers☆15Apr 16, 2025Updated last year
- OCEAN – Open-source CXL Emulation at Hyperscale Architecture and Networking☆14Feb 9, 2026Updated 9 months ago
- Orchestration and memory for multi-agent systems☆22Oct 22, 2026Updated 3 weeks ago
- Share your GPU without MIG or MPS☆55Updated this week
- openRuyi is an open source, rolling release Linux distribution for RISC-V, optimized for performance, security, AI, and cloud-native work…☆73Updated this week
- A recruitment website for OpenCAS base on Meteor.☆10May 21, 2015Updated 11 years ago
- High-throughput, in-kernel network packet classification using machine learning (Proof-of-Concept)☆15Aug 11, 2025Updated last year
- ☆16Updated this week
- A telegram bot to balance parenthesis in the world☆15Mar 30, 2026Updated 7 months ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- Top project for RISC-V Matrix extension proposal and related opensource implementations.☆39Mar 26, 2024Updated 2 years ago
- High Assurance Cryptography☆21Updated this week
- persistent kernel sample implementation of iterative stencil solver and conjugate gradient solver☆14May 24, 2023Updated 3 years ago
- A Rust-based LEF and DEF file viewer☆15Mar 13, 2026Updated 8 months ago
- My Curriculum Vitae and Resume☆16Jul 14, 2024Updated 2 years ago
- Custom RVV 64 bit vector accelerator for the CVA6 RISC-V CPU. SIMD style layout with 3 memory hierarchies inside the accelerator.☆30Sep 25, 2026Updated last month
- Handwritten GEMM using Intel AMX (Advanced Matrix Extension)☆17Jan 11, 2025Updated last year
- A dataflow compiler☆42Oct 24, 2026Updated 2 weeks ago
- Yet another Linux Distro for RISC-V!☆80Dec 25, 2025Updated 10 months ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- pLUTo is a DRAM-based Processing-using-Memory architecture that leverages the high density of DRAM to enable the massively parallel stori…☆21Jan 12, 2023Updated 3 years ago
- CIRCT and Yosys interoperability, demonstrated with CHISEL☆18Feb 3, 2026Updated 9 months ago
- Bᴛᴏʀ2MLIR: A Format and Toolchain for Hardware Verification☆20Jul 8, 2026Updated 4 months ago
- llvm opt fuzzer and bounded exhaustive test generator☆47Oct 22, 2022Updated 4 years ago
- My talks☆15Jul 30, 2024Updated 2 years ago
- CSiBE☆34Feb 17, 2022Updated 4 years ago
- oneAPI Data Parallel C++ (DPC++) language reference☆27Nov 18, 2022Updated 3 years ago
Are these results useful?