Alternatives and similar repositories for implementing-kernel-threads-in-xv6

Users that are interested in implementing-kernel-threads-in-xv6 are comparing it to the libraries listed below

• shreyaakamath / Xv6-kernel-threads
  ☆11Updated 9 years ago
• avivmag / XV6-Kernel-Level-Threads-Synchronization-And-Memory-Management
  The famous XV6 operating system with extension to support kernel level threads, synchronization primitives and Copy On Write (COW) optimi…
  ☆7Updated 7 years ago
• devang-m / CS537
  Projects of CS-537: Intro to Operating Systems (Spring 2019) at University of Wisconsin-Madison using xv6 Operating System
  ☆20Updated 6 years ago
• avaiyang / xv6-lottery-scheduling
  ☆11Updated 7 years ago
• edydfang / UW-Madison-CS537
  Operating System Projects
  ☆8Updated 5 years ago
• nxbyte / Advanced-xv6
  Modern improvements for MIT's xv6 OS
  ☆37Updated 6 years ago
• swrj / xv6-Kernel-Threads
  XV6 Kernel Threads
  ☆6Updated 7 years ago
• OpenXiangShan / Utility
  ☆14Updated last week
• joeylemon / xv6-threads
  kernel threads in xv6
  ☆14Updated 4 years ago
• ucb-bar / cva6-wrapper
  Wrapper for ETH Ariane Core
  ☆20Updated 4 months ago
• efeslab / moesi-prime
  ☆15Updated 2 years ago
• carlosedp / riscvassembler
  A RISC-V assembler library for Scala/Chisel HDL projects
  ☆14Updated 2 weeks ago
• kishanpatel22 / xv6-kernel-threads
  Design and Implementation of kernel level threads for xv6 operating system. Adding system call related to threading environment in xv6 al…
  ☆30Updated 4 years ago
• stwjivan / xv6-with-MLFQ
  ☆11Updated 9 years ago
• merledu / Scala-Chisel-Learning-Journey
  This repository is for students to go through the Learning Journey for CHISEL and Funcitonal Programming with SCALA also perform tasks re…
  ☆12Updated 2 years ago
• chipsalliance / rocket-chip-blocks
  RTL blocks compatible with the Rocket Chip Generator
  ☆16Updated 4 months ago
• ucb-bar / shuttle
  A Rocket-based RISC-V superscalar in-order core
  ☆34Updated 3 months ago
• ammubhave / 6.823-lab
  6.823 Advanced Computer Architecture Lab
  ☆13Updated 8 years ago
• stanford-ppl / pir
  ☆15Updated 2 years ago
• liusy58 / xv6
  ☆20Updated 2 years ago
• PacktPublishing / LLVM-Techniques-Tips-and-Best-Practices-Clang-and-Middle-End-Libraries
  LLVM Techniques, Tips, and Best Practices Clang and Middle-End Libraries, published by Packt
  ☆188Updated 2 years ago
• ducky64 / chisualizer
  Block-diagram style digital logic visualizer
  ☆23Updated 9 years ago
• dalmia / Operating-Systems
  'Operating System Concepts' - Solutions to exercises and projects
  ☆129Updated 8 years ago
• arch-simulator-sig / chisel-env
  Basic chisel difftest environment for RTL design (WIP
  ☆18Updated 5 months ago
• martalist / ostep
  My exercises and homework for Operating Systems: Three Easy Pieces
  ☆62Updated 7 years ago
• shivaram / cs537-sp23-discussion
  Code snippets used during lecture and discussion
  ☆12Updated 2 years ago
• hadibrais / archsim
  A survey on architectural simulators focused on CPU caches.
  ☆16Updated 5 years ago
• Babtsov / jos
  Detailed solutions to assignments of MIT's Operating Systems Engineering course
  ☆53Updated last year
• comparch-security / cache-model
  A behavioural cache model for analysing the cache behaviour under side-channel attack.
  ☆25Updated last month
• chipsalliance / rocket-chip-inclusive-cache
  An RTL generator for a last-level shared inclusive TileLink cache controller
  ☆20Updated 6 months ago