Alternatives and similar repositories for implementing-kernel-threads-in-xv6

Users that are interested in implementing-kernel-threads-in-xv6 are comparing it to the libraries listed below

• shreyaakamath / Xv6-kernel-threads
  ☆11Updated 9 years ago
• avivmag / XV6-Kernel-Level-Threads-Synchronization-And-Memory-Management
  The famous XV6 operating system with extension to support kernel level threads, synchronization primitives and Copy On Write (COW) optimi…
  ☆7Updated 7 years ago
• edydfang / UW-Madison-CS537
  Operating System Projects
  ☆8Updated 5 years ago
• swrj / xv6-Kernel-Threads
  XV6 Kernel Threads
  ☆6Updated 7 years ago
• nxbyte / Advanced-xv6
  Modern improvements for MIT's xv6 OS
  ☆37Updated 6 years ago
• devang-m / CS537
  Projects of CS-537: Intro to Operating Systems (Spring 2019) at University of Wisconsin-Madison using xv6 Operating System
  ☆20Updated 6 years ago
• anandthegreat / xv7
  xv7- (xv6+Demand Paging+Swapping)
  ☆10Updated 4 years ago
• shreyaakamath / Xv6-MLFQ-Scheduler
  xv6 MLFQ scheduler for CS 537 project 2
  ☆17Updated 9 years ago
• avaiyang / xv6-lottery-scheduling
  ☆11Updated 7 years ago
• thu-cs-lab / verilog-coding-standard
  Recommended coding standard of Verilog and SystemVerilog.
  ☆34Updated 3 years ago
• joeylemon / xv6-threads
  kernel threads in xv6
  ☆14Updated 4 years ago
• kishanpatel22 / xv6-kernel-threads
  Design and Implementation of kernel level threads for xv6 operating system. Adding system call related to threading environment in xv6 al…
  ☆30Updated 4 years ago
• ucb-bar / cva6-wrapper
  Wrapper for ETH Ariane Core
  ☆20Updated 4 months ago
• efeslab / moesi-prime
  ☆15Updated 2 years ago
• comparch-security / chipyard-random-llc
  A Rocket-Chip with a Dynamically Randomized LLC
  ☆13Updated 10 months ago
• ammubhave / 6.823-lab
  6.823 Advanced Computer Architecture Lab
  ☆13Updated 8 years ago
• parsa-epfl / flexus
  Contains the code for the Flexus cycle-accurate simulator, used in QFlex.
  ☆13Updated this week
• char-fish-after-lunch / SystemOnCat
  An SoC with multiple RISC-V IMA processors.
  ☆19Updated 6 years ago
• carlosedp / riscvassembler
  A RISC-V assembler library for Scala/Chisel HDL projects
  ☆14Updated last month
• chipsalliance / rocket-chip-fpga-shells
  Wrapper shells enabling designs generated by rocket-chip to map onto certain FPGA boards
  ☆19Updated 7 months ago
• yousei-github / ChampSim-Ramulator
  A simulator integrates ChampSim and Ramulator.
  ☆17Updated this week
• ekiwi / rtl-fuzz-lab
  A Modular Open-Source Hardware Fuzzing Framework
  ☆33Updated 3 years ago
• stwjivan / xv6-with-MLFQ
  ☆11Updated 9 years ago
• aakahlow / gem5Valid_Haswell
  ☆20Updated 5 years ago
• ucb-bar / shuttle
  A Rocket-based RISC-V superscalar in-order core
  ☆33Updated 2 months ago
• chipsalliance / rocket-chip-inclusive-cache
  An RTL generator for a last-level shared inclusive TileLink cache controller
  ☆20Updated 6 months ago
• OpenXiangShan / xfuzz
  Fuzzing General-Purpose Hardware Designs with Software Fuzzers
  ☆17Updated last week
• josecm / riscv-hyp-tests
  A bare-metal application to test specific features of the risc-v hypervisor extension
  ☆40Updated last year
• were / bfsh
  Being a full-stack hacker, RISCV, LLVM, and more.
  ☆18Updated 3 years ago
• sjp38 / spec_on_ubuntu_xenial
  Scripts for Installation and Execution of SPEC CPU 2006 on Ubuntu Xenial (16.04) and Bionic (18.04)
  ☆9Updated 5 years ago