Alternatives and similar repositories for xv6-with-MLFQ:

Users that are interested in xv6-with-MLFQ are comparing it to the libraries listed below

• shreyaakamath / Xv6-MLFQ-Scheduler
  xv6 MLFQ scheduler for CS 537 project 2
  ☆20Updated 9 years ago
• nxbyte / Advanced-xv6
  Modern improvements for MIT's xv6 OS
  ☆36Updated 5 years ago
• shreyaakamath / Xv6-kernel-threads
  ☆11Updated 9 years ago
• joeylemon / xv6-threads
  kernel threads in xv6
  ☆14Updated 3 years ago
• swrj / xv6-Kernel-Threads
  XV6 Kernel Threads
  ☆7Updated 6 years ago
• chipsalliance / rocket-chip-blocks
  RTL blocks compatible with the Rocket Chip Generator
  ☆14Updated 7 months ago
• kaist-cp / shakeflow
  ShakeFlow: Functional Hardware Description with Latency-Insensitive Interface Combinators (ASPLOS 2023)
  ☆52Updated 3 weeks ago
• avivmag / XV6-Kernel-Level-Threads-Synchronization-And-Memory-Management
  The famous XV6 operating system with extension to support kernel level threads, synchronization primitives and Copy On Write (COW) optimi…
  ☆7Updated 7 years ago
• kaist-plrg-cs320 / assignment-docs
  ☆16Updated 6 months ago
• Babtsov / jos
  Detailed solutions to assignments of MIT's Operating Systems Engineering course
  ☆51Updated 9 months ago
• carlosedp / riscvassembler
  A RISC-V assembler library for Scala/Chisel HDL projects
  ☆13Updated 3 months ago
• Yww0505 / MLFQ-scheduler-OS
  A multi-level feedback queue(4 priority queues)
  ☆8Updated 8 years ago
• shradhash / implementing-kernel-threads-in-xv6
  Implementing clone and join system calls for kernel thread handling in xv6
  ☆8Updated 9 years ago
• shivaram / cs537-sp23-discussion
  Code snippets used during lecture and discussion
  ☆11Updated last year
• ucb-bar / cva6-wrapper
  Wrapper for ETH Ariane Core
  ☆19Updated 6 months ago
• regehr / pldi22-llvm-tutorial
  outline and links for PLDI 2022 tutorial
  ☆17Updated 2 years ago
• chipsalliance / rocket-chip-inclusive-cache
  An RTL generator for a last-level shared inclusive TileLink cache controller
  ☆16Updated last month
• OpenXiangShan / CoupledL2
  Open-source non-blocking L2 cache
  ☆35Updated this week
• aswaterman / trainwreck
  Original RISC-V 1.0 implementation. Not supported.
  ☆41Updated 6 years ago
• snu-csl / pyrisc
  The Educational RISC-V Toolset in Python
  ☆34Updated 2 years ago
• ksco / chibicc-riscv
  A fork of chibicc ported to RISC-V assembly.
  ☆38Updated 2 years ago
• OpenXiangShan / YunSuan
  This repo includes XiangShan's function units
  ☆18Updated this week
• edydfang / UW-Madison-CS537
  Operating System Projects
  ☆9Updated 5 years ago
• jhhuh / tinyemu
  Fabrice Bellard's tinyemu (https://bellard.org/tinyemu/)
  ☆61Updated 3 years ago
• kishanpatel22 / xv6-kernel-threads
  Design and Implementation of kernel level threads for xv6 operating system. Adding system call related to threading environment in xv6 al…
  ☆31Updated 3 years ago
• hongseok-yang / graduatePL23
  ☆19Updated last year
• ucb-bar / shuttle
  A Rocket-based RISC-V superscalar in-order core
  ☆29Updated 2 weeks ago
• avaiyang / xv6-lottery-scheduling
  ☆12Updated 6 years ago
• ychen306 / vegen
  ☆28Updated 2 years ago
• blucia0a / MultiCacheSim
  A Coherent Multiprocessor Cache Simulator Based on the SuperESCalar Cache Model
  ☆25Updated 11 years ago