Alternatives and similar repositories for xv6-with-MLFQ

Users that are interested in xv6-with-MLFQ are comparing it to the libraries listed below

• shreyaakamath / Xv6-MLFQ-Scheduler
  xv6 MLFQ scheduler for CS 537 project 2
  ☆17Updated 9 years ago
• nxbyte / Advanced-xv6
  Modern improvements for MIT's xv6 OS
  ☆36Updated 5 years ago
• swrj / xv6-Kernel-Threads
  XV6 Kernel Threads
  ☆6Updated 7 years ago
• shreyaakamath / Xv6-kernel-threads
  ☆11Updated 9 years ago
• joeylemon / xv6-threads
  kernel threads in xv6
  ☆14Updated 4 years ago
• avaiyang / xv6-lottery-scheduling
  ☆11Updated 7 years ago
• avivmag / XV6-Kernel-Level-Threads-Synchronization-And-Memory-Management
  The famous XV6 operating system with extension to support kernel level threads, synchronization primitives and Copy On Write (COW) optimi…
  ☆7Updated 7 years ago
• kishanpatel22 / xv6-kernel-threads
  Design and Implementation of kernel level threads for xv6 operating system. Adding system call related to threading environment in xv6 al…
  ☆30Updated 4 years ago
• shradhash / implementing-kernel-threads-in-xv6
  Implementing clone and join system calls for kernel thread handling in xv6
  ☆8Updated 9 years ago
• JianpingZeng / xcc-project
  The C/C++/Fortran compiler collection written in Java
  ☆36Updated 3 years ago
• ComMouse / tiger-compiler
  Tiger Compiler Lab based on C.
  ☆30Updated 8 years ago
• anandthegreat / xv7
  xv7- (xv6+Demand Paging+Swapping)
  ☆9Updated 4 years ago
• chipsalliance / rocket-chip-blocks
  RTL blocks compatible with the Rocket Chip Generator
  ☆16Updated 2 months ago
• Fedex100 / awesome-compilers
  ☆15Updated 8 years ago
• carlosedp / riscvassembler
  A RISC-V assembler library for Scala/Chisel HDL projects
  ☆14Updated last week
• shivaram / cs537-sp23-discussion
  Code snippets used during lecture and discussion
  ☆11Updated 2 years ago
• gangliao / TIGER
  implement a full compiler based on c++ 11
  ☆22Updated 8 years ago
• msyksphinz-self / riscv-isadoc
  ☆38Updated last year
• rhysd / toy-riscv-backend
  Toy RISC-V LLVM backend
  ☆26Updated 2 years ago
• chipsalliance / rocket-chip-inclusive-cache
  An RTL generator for a last-level shared inclusive TileLink cache controller
  ☆19Updated 4 months ago
• Yww0505 / MLFQ-scheduler-OS
  A multi-level feedback queue(4 priority queues)
  ☆8Updated 8 years ago
• filletofish / compiler-touch
  Sample of building control flow graph, SSA form, phi nodes, LLVM IR for imagined language.
  ☆26Updated 8 years ago
• firesim / icenet
  Network components (NIC, Switch) for FireBox
  ☆19Updated 7 months ago
• Babtsov / jos
  Detailed solutions to assignments of MIT's Operating Systems Engineering course
  ☆53Updated last year
• lac-dcc / BenchGen
  Automatic Generation of Benchmarks to Stress-Test Computing Systems.
  ☆16Updated 2 weeks ago
• kaist-cp / cs492-uarch
  ☆40Updated 6 months ago
• kkamagui / mint64os
  Project for making your own 64bit multicore operating system (MINT64 OS) from scratch
  ☆65Updated 3 years ago
• aqjune / mlir-tv
  A translation validation framework for MLIR
  ☆85Updated 2 months ago
• kaist-cp / shakeflow
  ShakeFlow: Functional Hardware Description with Latency-Insensitive Interface Combinators (ASPLOS 2023)
  ☆54Updated 4 months ago
• marf / xv6-scheduling
  ☆48Updated 4 years ago