Alternatives and similar repositories for xv6

Users that are interested in xv6 are comparing it to the libraries listed below

• dddrrreee / cs140e-23win
  All material for CS140E, winter 2023.
  ☆85Updated last year
• kishanpatel22 / xv6-kernel-threads
  Design and Implementation of kernel level threads for xv6 operating system. Adding system call related to threading environment in xv6 al…
  ☆30Updated 4 years ago
• hellollvm / nanpanjiang-project
  由HelloLLVM社区主席邱吉博士发起，联合HelloGCC等技术社区，推出了「南盘江计划」，致力于帮助更多的女性工程师在编译等基础软件领域实现个人职业目标。
  ☆38Updated 2 months ago
• upenn-cis198 / lecture1
  High level overview of Rust
  ☆18Updated 3 years ago
• LearningOS / rCore-Tutorial-Book-v3
  mirror of https://github.com/rcore-os/rCore-Tutorial-Book-v3
  ☆19Updated 2 years ago
• code-nowww / 2020-USTC-Compiler-Lab-MLIR
  Here is a final lab of Compiler in USTC, focusing on MLIR
  ☆19Updated 4 years ago
• vickiegpt / computer-architecture-revisit-a-quantitative-approach
  This repo stores a more profound view of Computer Architecture: A Quantitative Approach that tells multi-tenancy, virtualize, fine graine…
  ☆26Updated last year
• jiangyy / mosaic
  The MOSAIC Operating Systems Model and Checker
  ☆196Updated 2 years ago
• 61c-teach / venus
  RISC-V instruction set simulator built for education
  ☆36Updated 2 years ago
• shivaram / cs537-sp23-discussion
  Code snippets used during lecture and discussion
  ☆12Updated 2 years ago
• LearningOS / uCore-Tutorial-Guide-2022S
  ☆18Updated 3 years ago
• skyzh / RISCV-Simulator
  💻 RISC-V Simulator of RV32I ISA. 5-stage pipeline / out-of-order execution with Tomasulo algorithm and Speculation. Support runtime visu…
  ☆204Updated 5 years ago
• howardlau1999 / yatcpu
  Yet another toy CPU.
  ☆92Updated last year
• emeryberger / csconferences
  Major CS conference publication stats (including accepted and submitted) by year.
  ☆136Updated 2 weeks ago
• Airtnp / Notes
  Just save my record on github...
  ☆26Updated 4 years ago
• thu-cs-lab / verilog-coding-standard
  Recommended coding standard of Verilog and SystemVerilog.
  ☆35Updated 3 years ago
• kvakil / venus
  RISC-V instruction set simulator built for education
  ☆211Updated 3 years ago
• mit-pdos / 6.826-2020-labs
  Lab assignments for 6.826
  ☆16Updated 4 years ago
• alexshuang / write-your-own-ai-compiler
  《自己动手写AI编译器》
  ☆27Updated 11 months ago
• afterthat97 / cool-compiler
  Stanford CS1/CS143 Compilers Course Project - Cool compiler
  ☆133Updated 6 years ago
• rhysd / riscv32-cpu-chisel
  Learning how to make RISC-V 32bit CPU with Chisel
  ☆70Updated 4 years ago
• arch-simulator-sig / chisel-env
  Basic chisel difftest environment for RTL design (WIP
  ☆18Updated 6 months ago
• zhengguan / 15150-1
  ☆27Updated 8 years ago
• ksco / rvld
  Learn how to write a minimal working linker from scratch
  ☆106Updated last year
• cs161-staff / textbook
  Online textbook for CS 161: Computer Security at UC Berkeley.
  ☆85Updated last week
• KnowingNothing / compiler-and-arch
  A list of tutorials, paper, talks, and open-source projects for emerging compiler and architecture
  ☆486Updated 8 months ago
• icsnju / visualinux
  A visualized debugging framework to aid in understanding the Linux kernel.
  ☆157Updated 2 weeks ago
• STAR-Research / 18-847C-S22
  Official page for 18-847C (Spring '22): Data Center Computing
  ☆16Updated 3 years ago
• Babtsov / jos
  Detailed solutions to assignments of MIT's Operating Systems Engineering course
  ☆53Updated last year
• ThaumicMekanism / venus
  RISC-V instruction set simulator built for education
  ☆159Updated 3 years ago