Alternatives and similar repositories for xv6:

Users that are interested in xv6 are comparing it to the libraries listed below

• Nelson-Cheung / yatsenos-riscv
  Rebuild YatSenOS On RISC-V 64.
  ☆19Updated 3 years ago
• zzrcxb / PinnedLoads
  Gem5 implementation of Pinned Loads: Taming Speculative Loads in Secure Processors
  ☆9Updated 2 years ago
• victoryang00 / computer-architecture-revisit-a-quantitative-approach
  This repo stores a more profound view of Computer Architecture: A Quantitative Approach that tells multi-tenancy, virtualize, fine graine…
  ☆25Updated last year
• LearningOS / uCore-Tutorial-Guide-2022S
  ☆18Updated 2 years ago
• were / bfsh
  Being a full-stack hacker, RISCV, LLVM, and more.
  ☆17Updated 3 years ago
• KuangjuX / Paper-reading
  My Paper Reading Lists and Notes.
  ☆20Updated 3 months ago
• FDUCSLG / OS-2020Fall-FDU
  Course Website for OS 2020 Fall at Fudan University
  ☆21Updated 3 years ago
• CMU-SAFARI / Virtuoso
  Virtuoso is a fast, accurate and versatile simulation framework designed for virtual memory research. Virtuoso uses a new simulation met…
  ☆54Updated last week
• dddrrreee / cs140e-23win
  All material for CS140E, winter 2023.
  ☆81Updated last year
• Martins3 / Martins3.github.io
  Scratchpad about Linux, Compiler and Virtualization
  ☆74Updated last year
• ucb-bar / libgloss-htif
  A libgloss replacement for RISC-V that supports HTIF
  ☆34Updated 11 months ago
• gilgamsh / GenshinCPU
  Our repository for NSCSCC
  ☆19Updated 2 months ago
• alexshuang / write-your-own-ai-compiler
  《自己动手写AI编译器》
  ☆22Updated 6 months ago
• thu-cs-lab / verilog-coding-standard
  Recommended coding standard of Verilog and SystemVerilog.
  ☆34Updated 3 years ago
• miaochenlu / Gem5_tutorials
  ☆19Updated last year
• emeryberger / csconferences
  Major CS conference publication stats (including accepted and submitted) by year.
  ☆121Updated last week
• hellollvm / nanpanjiang-project
  由HelloLLVM社区主席邱吉博士发起，联合HelloGCC等技术社区，推出了「南盘江计划」，致力于帮助更多的女性工程师在编译等基础软件领域实现个人职业目标。
  ☆35Updated last year
• skyzh / mips-simulator
  💻 A 5-stage pipeline MIPS CPU design in Haskell.
  ☆36Updated 4 years ago
• tinysystems / ImmortalThreads
  ☆9Updated 2 years ago
• STAR-Research / 18-847C-S22
  Official page for 18-847C (Spring '22): Data Center Computing
  ☆17Updated 3 years ago
• upenn-cis198 / lecture1
  High level overview of Rust
  ☆18Updated 3 years ago
• howardlau1999 / yatcpu
  Yet another toy CPU.
  ☆91Updated last year
• Synthesys-Lab / assassyn
  Asynchronous semantics for architectural simulation and synthesis.
  ☆21Updated 3 weeks ago
• liusy58 / CompilerNotes
  ☆24Updated last year
• kazutoiris / MIT6.175
  MIT6.175 & MIT6.375 Study Notes
  ☆37Updated 2 years ago
• dhschall / LLBP
  Branch predictor simulation framework for the Last-Level Branch Predictor
  ☆22Updated 8 months ago
• Airtnp / Notes
  Just save my record on github...
  ☆25Updated 4 years ago
• code-nowww / 2020-USTC-Compiler-Lab-MLIR
  Here is a final lab of Compiler in USTC, focusing on MLIR
  ☆17Updated 4 years ago
• Multi-V-VM / MVVM
  Heterogeneous Containerization of Large Language Model Apps
  ☆41Updated last month
• Chocopy-LLVM / chocopy-llvm
  ChocoPy LLVM Repo
  ☆75Updated 2 years ago