Alternatives and similar repositories for SysYc:

Users that are interested in SysYc are comparing it to the libraries listed below

• thu-cs-lab / verilog-coding-standard
  Recommended coding standard of Verilog and SystemVerilog.
  ☆34Updated 3 years ago
• z4yx / supervisor-mips32
  计算机组成原理课程32位监控程序
  ☆48Updated 4 years ago
• jiegec / kb
  My knowledge base
  ☆45Updated this week
• pku-minic / koopa
  Library for generating/parsing/optimizing Koopa IR.
  ☆114Updated 3 months ago
• thu-cs-lab / thinpad_top
  Project template for Artix-7 based Thinpad board
  ☆46Updated last year
• LearningOS / rCore-Tutorial-Code-2023S
  Let's write an OS which can run on RISC-V in Rust from scratch!
  ☆16Updated last year
• jiegec / Projects
  A summary of my projects
  ☆47Updated last week
• chenzhiy2001 / code-debug
  Source-level operating system debugging tool that supports debugging kernel and multiple user processes synchronously. VSCode integration…
  ☆36Updated last month
• cyyself / cemu
  A simple full system emulator. Currently support RV64IMACSU and MIPS32 and LoongArch32. Capable of booting Linux. Suitable for education …
  ☆114Updated 4 months ago
• pku-minic / kira-rs
  The example SysY compiler Kira for PKU compiler course, written in Rust.
  ☆59Updated last year
• thu-cs-lab / jieplag
  Plagiarism detection tool in Rust (inspired by Stanford Moss)
  ☆50Updated 3 months ago
• thu-cs-lab / TCP-Lab-Docs
  Documentation for TCP Lab
  ☆12Updated 2 weeks ago
• YdrMaster / rCore-Tutorial-in-single-workspace
  没分支的 rCore-Tutorial
  ☆44Updated 2 years ago
• decaf-lang / minidecaf-tests
  The MiniDecaf test cases.
  ☆17Updated last year
• thu-cs-lab / supervisor-rv
  计算机组成原理课程 RISC-V 监控程序，支持 32 位和 64 位
  ☆117Updated 6 months ago
• chyyuu / thoughts
  ☆42Updated last year
• TianhuaTao / uCore-SMP
  A Symmetric Multiprocessing OS Kernel over RISC-V
  ☆30Updated 2 years ago
• decaf-lang / minidecaf-tutorial
  The MiniDecaf tutorial documentation.
  ☆94Updated 3 months ago
• ustclug / Linux201-docs
  Linux 201 进阶教程阅读资料
  ☆64Updated last week
• thu-cs-lab / Router-Lab-Docs
  Documentation for Router Lab
  ☆67Updated last week
• zencove-thu / zencove-zoom
  Highly configurable out-of-order MIPS32 processor, capable of booting Linux.
  ☆38Updated last year
• AlwenXXD / nscscc2021
  龙芯杯21个人赛作品
  ☆34Updated 3 years ago
• NOP-Processor / NOP-Core
  High performance LA32R out-of-order processor core. (NSCSCC 2023 Special Prize)
  ☆76Updated last year
• huang-jl / LLCL-MIPS
  LLCL-MIPS is a superscalar MIPS processor, which supports MIPS Release 1 instructions and is capable of booting linux kernel. （第五届龙芯杯特等奖作…
  ☆34Updated 3 years ago
• cocodery / SysYCompiler
  a compiler for CSC-Compiler-2022
  ☆13Updated 2 years ago
• HIT-MaRiver-mips / cpucore-mariver
  ☆34Updated last year
• helesta-compiler / helesta
  A fast compiler for SysY code
  ☆18Updated 2 years ago
• Byte-OS / polyhal
  ☆13Updated 4 months ago
• ustb-owl / MimiC
  MimiC is a compiler of C subset (extended SysY language) by USTB NSCSCC team.
  ☆58Updated 2 years ago
• IPADS-DuVisor / kvm-tutorial
  ☆23Updated last year