chenzhiy2001 / code-debug
支持Rust语言的源代码级操作系统调试工具
☆34Updated 3 weeks ago
Related projects ⓘ
Alternatives and complementary repositories for code-debug
- ☆42Updated last year
- 没分支的 rCore-Tutorial☆43Updated last year
- rcore-os Developer Blog☆46Updated this week
- 快速陷入处理☆32Updated last year
- A Rust based Multicore OS developed by UltraTeam, HITsz. Currently updated on https://gitee.com/LoanCold/ultraos_backup☆45Updated 5 months ago
- A Symmetric Multiprocessing OS Kernel over RISC-V☆30Updated 2 years ago
- Some notes or translations about operating system or programming language.☆92Updated last week
- CCC从2020年清华操作系统夏令营到2021年操作系统比赛结束的一段旅途的日志记录☆20Updated 3 years ago
- 2021年OS比赛获奖赛题（文档/代码开源），可用于2022年参赛同学的学习和提高☆46Updated 2 years ago
- hypocaust-2, a type-1 hypervisor with H extension run on RISC-V machine☆50Updated 11 months ago
- RISC-V Supervisor Binary Interface (RISC-V SBI) implementation in Rust; runs on M-mode; good support for embedded Rust ecosystem☆26Updated 6 months ago
- ☆48Updated 2 years ago
- hypocaust, a S-mode trap and emulate type-1 hypervisor run on RISC-V machine.☆44Updated last year
- rustsbi 开发教程☆39Updated last year
- [WIP] Tutorial for zCore kernel.☆57Updated 3 years ago
- An RISC-V experimental OS☆25Updated last year
- ☆22Updated 2 years ago
- Port XV6 to K210 board!☆131Updated 3 years ago
- 调试大师：你见过最强的内核调试器☆35Updated 3 years ago
- 项目的主仓库☆22Updated 2 years ago
- Library for generating/parsing/optimizing Koopa IR.☆101Updated 7 months ago
- Let's write an OS which can run on RISC-V in Rust from scratch!☆16Updated last year
- Simple RISC-V SBI runtime library; designated for supervisor use☆21Updated 10 months ago
- OS Summer of Code 2020 每日学习实践记录（rust 学习 & rcore tutorial rust实现一个riscv操作系统 & rCore 到 zCore 的功能迁移）☆82Updated 2 years ago
- Paging Debug tool for GDB using python☆13Updated 2 years ago
- A simple full system emulator. Currently support RV64IMACSU and MIPS32 and LoongArch32. Capable of booting Linux. Suitable for education …☆107Updated 3 weeks ago
- 用Rust语言重新设计与实现xv6☆35Updated 2 years ago
- Recommended coding standard of Verilog and SystemVerilog.☆33Updated 3 years ago
- Documentation for Router Lab☆62Updated this week
- ☆22Updated last year