area-8051 / Awesome_RISC-VLinks
Documentation and tools about RISC-V chips and development boards
☆15Updated 2 years ago
Alternatives and similar repositories for Awesome_RISC-V
Users that are interested in Awesome_RISC-V are comparing it to the libraries listed below
Sorting:
- STM32 zig test☆19Updated 3 years ago
- A Neotron powered by the Raspberry Pi Pico☆234Updated 7 months ago
- ☆55Updated 4 years ago
- Apache NuttX RTOS for Pine64 Ox64 64-bit RISC-V SBC (BouffaloLab BL808)☆42Updated this week
- Port TCC (Tiny C Compiler) to support Risc-V 32 targets (specifically for the ESP32-C3). This project is a work-in-progress and is not cu…☆72Updated last month
- A rust kernel for the Teensy 4.0☆70Updated last year
- ☆30Updated last year
- Kakao Linux☆38Updated 5 months ago
- GDB-compatible RISC-V Debugger for CH32V003 that runs on a Raspberry Pi Pico☆227Updated 9 months ago
- Full rewrite of Alchitry Labs☆34Updated last month
- Tiny RISC-V machine code monitor written in RISC-V assembly.☆54Updated 3 months ago
- Another size-optimized RISC-V CPU for your consideration.☆58Updated this week
- CH570 is the world’s cheapest RISC-V 2.4GHz wireless & USB2 SoC, costing just about a dime (10 cents)!☆57Updated last month
- Apache NuttX RTOS for PinePhone☆100Updated this week
- My own FPGA architecture simulated in VHDL, realized with 7400-logic on PCB.☆45Updated last year
- zig bare-metal vector table stack☆14Updated 7 months ago
- Single-file-header, stripped-down version of the heatshrink decompression algorithm.☆25Updated last year
- MicroZig Hardware Support Package for Raspberry Pi RP2040☆84Updated last year
- RP2040 bootloader in Rust☆45Updated 3 years ago
- Raspberry Pi pico baremetal examples☆156Updated 3 years ago
- CH32V UF2 bootloader☆52Updated last year
- CH32V203 is an industrial-grade enhanced low-power,small-medium capacity general-purpose MCU based on 32-bit RISC-V core☆113Updated 11 months ago
- CNLohr's embedded tricks repository/readme☆105Updated 3 weeks ago
- Minimal assembler and ecosystem for bare-metal RISC-V development☆55Updated last year
- Glacial - microcoded RISC-V core designed for low FPGA resource utilization☆87Updated 6 years ago
- Yocto Images for Star64 and PineTabV Boards from pine64☆43Updated 2 years ago
- An implementation of a CPU that uses a Linear Feedback Shift Register as a Program Counter instead of a normal one☆53Updated 4 months ago
- Bare metal microbit program written in zig☆37Updated 4 years ago
- W65C832 (32 bit 6502) in an FPGA.☆63Updated 2 months ago
- Example of ESP32-C3 (rev. 3 and later) "direct boot" feature.☆75Updated 2 years ago