pmonta / FPGA-netlist-toolsLinks
Tools for emulating transistor-level netlists on FPGAs
☆115Updated 14 years ago
Alternatives and similar repositories for FPGA-netlist-tools
Users that are interested in FPGA-netlist-tools are comparing it to the libraries listed below
Sorting:
- 4004 CPU and MCS-4 family chips☆45Updated 11 years ago
- 8051 soft CPU core. 700-lines statements for 111 instructions . Fully synthesizable Verilog-2001 core.☆196Updated 6 years ago
- DDR3 controller for Tang Primer 20K (Gowin GW2A-18C fpga). DDR3-800 speed and low latency.☆65Updated 2 years ago
- A lightweight, open source and FPGA-friendly 32-bit CPU core based on an original instruction set☆65Updated 6 months ago
- Oldland CPU - a 32-bit RISC FPGA CPU including RTL + tools☆126Updated 9 years ago
- This ARMv4-compatible CPU core is written in synthesiable verilog.It could launch uCLinux and Linux in MODELSIM. It has high Dhrystone be…☆89Updated 5 years ago
- LatticeMico32 soft processor☆107Updated 11 years ago
- The openMSP430 is a synthesizable 16bit microcontroller core written in Verilog.☆68Updated 7 years ago
- CMod-S6 SoC☆43Updated 7 years ago
- Yet another free 8051 FPGA core☆36Updated 7 years ago
- 8051 core☆109Updated 11 years ago
- IBM PC Compatible SoC for a commercially available FPGA board☆72Updated 9 years ago
- iCESugar series FPGA dev board☆194Updated 2 months ago
- Implemetation of pipelined ARM7TDMI processor in Verilog☆90Updated 7 years ago
- 65C02 microprocessor in verilog, small size,reduced cycle count, asynchronous interface☆75Updated 2 years ago
- Reverse engineering the XC2064 FPGA☆83Updated 4 years ago
- 80186 compatible SystemVerilog CPU core and FPGA reference design☆406Updated last year
- turbo 8051☆29Updated 8 years ago
- LEON2 SPARC CPU IP core LGPL by Gaisler Research☆20Updated 12 years ago
- A simple GPU on a TinyFPGA BX☆81Updated 7 years ago
- IceChips is a library of all common discrete logic devices in Verilog☆152Updated 2 months ago
- FPGA 8-Bit TV80 SoC for Lattice iCE40 with complete open-source toolchain flow using yosys and SDCC☆59Updated 2 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆96Updated 5 years ago
- An attempt at a small Verilog implementation of the original Apple 1 on an FPGA☆149Updated 2 months ago
- FPGA GPU design for DE1-SoC☆73Updated 3 years ago
- 5-stage RISC-V CPU, originally developed for RISCBoy☆35Updated 2 years ago
- A Simple FPGA Core for Creating VGA/DVI/HDMI/OpenLDI Signals☆246Updated 7 years ago
- OpenGL-like graphics pipeline on a Xilinx FPGA☆33Updated 14 years ago
- Open source implementation of a x86 processor☆331Updated 7 years ago
- A Video display simulator☆174Updated 6 months ago