pmonta / FPGA-netlist-toolsLinks
Tools for emulating transistor-level netlists on FPGAs
☆114Updated 14 years ago
Alternatives and similar repositories for FPGA-netlist-tools
Users that are interested in FPGA-netlist-tools are comparing it to the libraries listed below
Sorting:
- Reverse engineering the XC2064 FPGA☆81Updated 4 years ago
- A lightweight, open source and FPGA-friendly 32-bit CPU core based on an original instruction set☆63Updated 4 months ago
- 4004 CPU and MCS-4 family chips☆44Updated 11 years ago
- DDR3 controller for Tang Primer 20K (Gowin GW2A-18C fpga). DDR3-800 speed and low latency.☆59Updated 2 years ago
- 8051 soft CPU core. 700-lines statements for 111 instructions . Fully synthesizable Verilog-2001 core.☆190Updated 6 years ago
- LatticeMico32 soft processor☆107Updated 11 years ago
- IceChips is a library of all common discrete logic devices in Verilog☆146Updated last week
- Oldland CPU - a 32-bit RISC FPGA CPU including RTL + tools☆126Updated 9 years ago
- Yet another free 8051 FPGA core☆35Updated 7 years ago
- This ARMv4-compatible CPU core is written in synthesiable verilog.It could launch uCLinux and Linux in MODELSIM. It has high Dhrystone be…☆90Updated 4 years ago
- 65C02 microprocessor in verilog, small size,reduced cycle count, asynchronous interface☆73Updated 2 years ago
- A Full Hardware Real-Time Ray-Tracer☆109Updated 3 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆95Updated 5 years ago
- The openMSP430 is a synthesizable 16bit microcontroller core written in Verilog.☆65Updated 7 years ago
- A simple GPU on a TinyFPGA BX☆81Updated 7 years ago
- FPGA 8-Bit TV80 SoC for Lattice iCE40 with complete open-source toolchain flow using yosys and SDCC☆59Updated 2 years ago
- iCESugar series FPGA dev board☆185Updated 3 weeks ago
- VT220-compatible console on Cyclone IV EP4CE55F23I7☆43Updated 7 years ago
- OpenGL-like graphics pipeline on a Xilinx FPGA☆33Updated 14 years ago
- A Verilog HDL model of the MOS 6502 CPU☆353Updated 2 years ago
- 8051 core☆107Updated 11 years ago
- 5-stage RISC-V CPU, originally developed for RISCBoy☆32Updated 2 years ago
- The OpenRISC 1000 architectural simulator☆75Updated 5 months ago
- A Simple FPGA Core for Creating VGA/DVI/HDMI/OpenLDI Signals☆244Updated 6 years ago
- 80186 compatible SystemVerilog CPU core and FPGA reference design☆405Updated last year
- LEON2 SPARC CPU IP core LGPL by Gaisler Research☆19Updated 12 years ago
- Implemetation of pipelined ARM7TDMI processor in Verilog☆90Updated 7 years ago
- Tang Mega 138K Pro examples☆87Updated 2 months ago
- iCE40HX8K development board with SRAM and bus for fast ADC, DAC, IOs☆38Updated 11 months ago
- ☆48Updated this week