pmonta / FPGA-netlist-toolsLinks
Tools for emulating transistor-level netlists on FPGAs
☆111Updated 14 years ago
Alternatives and similar repositories for FPGA-netlist-tools
Users that are interested in FPGA-netlist-tools are comparing it to the libraries listed below
Sorting:
- 8051 core☆107Updated 10 years ago
- IceChips is a library of all common discrete logic devices in Verilog☆144Updated 7 months ago
- 4004 CPU and MCS-4 family chips☆41Updated 10 years ago
- 8051 soft CPU core. 700-lines statements for 111 instructions . Fully synthesizable Verilog-2001 core.☆185Updated 5 years ago
- DDR3 controller for Tang Primer 20K (Gowin GW2A-18C fpga). DDR3-800 speed and low latency.☆55Updated last year
- Yet another free 8051 FPGA core☆35Updated 6 years ago
- IBM PC Compatible SoC for a commercially available FPGA board☆71Updated 8 years ago
- LatticeMico32 soft processor☆106Updated 10 years ago
- An attempt at a small Verilog implementation of the original Apple 1 on an FPGA☆144Updated last year
- Documenting the Catapult v3 SmartNIC FPGA boards (Dragontails Peak & Longs Peak)☆140Updated last year
- 80186 compatible SystemVerilog CPU core and FPGA reference design☆399Updated last year
- 65C02 microprocessor in verilog, small size,reduced cycle count, asynchronous interface☆73Updated 2 years ago
- FPGA 8-Bit TV80 SoC for Lattice iCE40 with complete open-source toolchain flow using yosys and SDCC☆58Updated 2 years ago
- Example LED blinking project for your FPGA dev board of choice☆177Updated last month
- A Simple FPGA Core for Creating VGA/DVI/HDMI/OpenLDI Signals☆239Updated 6 years ago
- iCESugar series FPGA dev board☆178Updated last year
- Tang Mega 138K Pro examples☆70Updated 2 months ago
- Gateware / Firmware / BuildRoot to run linux on iCE40 / iCEBreaker☆100Updated 2 years ago
- This ARMv4-compatible CPU core is written in synthesiable verilog.It could launch uCLinux and Linux in MODELSIM. It has high Dhrystone be…☆88Updated 4 years ago
- A lightweight, open source and FPGA-friendly 32-bit CPU core based on an original instruction set☆61Updated last month
- ☆33Updated last year
- Document for Tang Nano FPGA board☆58Updated 5 years ago
- FPGA GPU design for DE1-SoC☆72Updated 3 years ago
- A Verilog HDL model of the MOS 6502 CPU☆343Updated 2 years ago
- PulseRain Reindeer - RISCV RV32I[M] Soft CPU☆128Updated 5 years ago
- DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow vi…☆79Updated last year
- TangMega-138K-example project☆40Updated 2 months ago
- Basic USB 1.1 Host Controller for small FPGAs☆90Updated 5 years ago
- Reverse engineering the XC2064 FPGA☆78Updated 4 years ago
- current focus on Colorlight i5 and i9 & i9plus module☆297Updated 2 weeks ago