2-channel microcontroller servo with EEM and Ethernet based on STM32 CPU
☆23Jun 22, 2023Updated 3 years ago
Alternatives and similar repositories for Stabilizer
Users that are interested in Stabilizer are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Semiconductor diode laser current driver☆11Nov 14, 2022Updated 3 years ago
- Fast 32-channel, 3MS/s per channel, 16bit DAC EEM card compatible with Zotino☆18Feb 25, 2026Updated 4 months ago
- Zest is a FMC mezzanine board with 8 ADC channels and 2 DACs☆11Nov 6, 2024Updated last year
- ARTIQ - compatible 8 channel 16bit 1MS/s ADC card in EEM standard☆12Jan 31, 2025Updated last year
- 16-channel 125MS/s 16bit DAC in FMC form factor.☆19Jun 19, 2024Updated 2 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- A Global Positioning System (GPS) Disciplined Oscillator (DO)☆16Jan 3, 2021Updated 5 years ago
- Board support crate for STMicroElectronics STM32H7 Nucleo-144 boards.☆12Aug 23, 2024Updated last year
- Quad channel 1GS/s RF generator card with dual IQ upconverter and dual 5MS/s ADC and FPGA in EEM form factor☆14Sep 16, 2025Updated 10 months ago
- Kasli is a powerful FPGA carrier, capable of controlling 12 Eurocard extension modules.☆21Sep 15, 2025Updated 10 months ago
- A Dual-Channel, 24-Bit, 256 kS/s Real-Time Hi-Speed USB 2.0 Data Acquisition (DAQ) Device based on PIC32MZ☆15Oct 29, 2021Updated 4 years ago
- A Dual-Channel, Low Noise, Modular, 100 kHz Bandwidth, 24-Bit Data Acquisition (DAQ) Device / FFT Signal Analyzer☆16Sep 26, 2022Updated 3 years ago
- Vivado project for Xilinx Artix FPGA, used in logic analyzer☆14Jul 16, 2021Updated 5 years ago
- AMC module with Xilinx RF-SoC and two analog front-end mezzanines for SDR and quantum applications☆44Oct 14, 2022Updated 3 years ago
- ☆14May 1, 2023Updated 3 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Xilinx JTAG Toolchain on Digilent Arty board☆17Mar 15, 2018Updated 8 years ago
- Advanced systems have been developed to enable accurate room-scale 3D tracking for virtual reality applications. Steam has recently made …☆13May 4, 2018Updated 8 years ago
- Code to generate an infinite zoom animation.☆12Nov 9, 2023Updated 2 years ago
- Modular 8-channel RF power amplifier☆18Apr 23, 2026Updated 2 months ago
- Python LabTools for talking to GPIB instruments☆27Feb 8, 2018Updated 8 years ago
- Low-latency branching for heralded remote entanglement generation (ARTIQ).☆10Nov 22, 2023Updated 2 years ago
- D programming language wrapper for InfluxDB☆12Sep 25, 2025Updated 9 months ago
- Sayma AMC/RTM issue tracker☆43Oct 5, 2018Updated 7 years ago
- A Matlab GUI for processing and analysing absorption images from cold atom experiments.☆15Nov 2, 2017Updated 8 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- "Marble-Mini" Simple FMC carrier board with SFP, 2x FMC, PoE☆22Nov 9, 2021Updated 4 years ago
- 2020 was a roller coaster of major, world-shaking events. We all couldn't wait for the year to end. But just as 2020 was about to close, …☆22Mar 26, 2022Updated 4 years ago
- BrightEyes Time-tagging module: open-source hardware, a time to digital converter, multi channels, with a resolution of 30 ps designed fo…☆19Oct 30, 2023Updated 2 years ago
- Arduino Timer2 library☆10Jun 25, 2023Updated 3 years ago
- Codes for femtosecond laser interaction research☆13Jun 25, 2025Updated last year
- A current/voltage tracer for semiconductors using very simple hardware.☆15Oct 5, 2021Updated 4 years ago
- Share JTAG chain within RISCV core and Xilinx FPGA.☆10Sep 17, 2019Updated 6 years ago
- Synthesizable SystemVerilog IP-Core of the I2S Receiver☆10Jun 7, 2020Updated 6 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆11Dec 14, 2022Updated 3 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Generic Digitizer Framework based on OpenCMW☆13Jul 13, 2026Updated last week
- A Python package to interface with a Keithley 2700 multimeter.☆11Aug 2, 2024Updated last year
- Implementation of ChaCha20 for Cyclone V FPGA (DE10-nano) easily connectable to HPS (ARM processor)☆12Jul 29, 2020Updated 5 years ago
- RTL implementation of the ethernet physical layer PCS for 10GBASE-R and 40GBASE-R.☆38Jan 2, 2024Updated 2 years ago
- It started as some general experiments with RF stuff and gradually evolved into a (severely limited) spectrum analyzer.☆51Jun 22, 2019Updated 7 years ago
- Ultrasound Project for Emboliedetection☆14Nov 10, 2015Updated 10 years ago
- verilog example to drive PCM5102 DAC with FPGA☆19Apr 30, 2018Updated 8 years ago