pdsmart / ZPU
ZPU Evo(lution), an enhanced ZPU microprocessor design in VHDL to embed within an FPGA including SoC functionality. Project currently uses Altera Cyclone devices.
☆15Updated 2 years ago
Related projects ⓘ
Alternatives and complementary repositories for ZPU
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆58Updated 5 years ago
- Design to connect Lattice Ultraplus FPGA to LH154Q01 Display☆28Updated 6 years ago
- USB Full-Speed core written in migen/LiteX☆17Updated 5 years ago
- Reusable Verilog 2005 components for FPGA designs☆36Updated last year
- This repo is for Efinix Xyloni development board users. It has projects and software to get you started working with the board.☆40Updated last year
- Conecting the Litefury FPGA accelerator to Raspberry Pi 5 over PCIe gen2 x1☆24Updated 8 months ago
- USB Full-Speed core written in migen/LiteX☆12Updated 5 years ago
- A plain VHDL implementation of a small microprocessor fully compatible with the ISA of the well known PicoBlaze by Ken Chapman.☆21Updated 3 years ago
- Xilinx 7-series FTDI-FPGA interface through JTAG with 125 us roundtrip latency☆19Updated 5 years ago
- A reconfigurable logic circuit made of identical rotatable tiles.☆19Updated 2 years ago
- Quickly update a bitstream with new RAM contents☆15Updated 3 years ago
- This is a collection of the built in libraries of the VHDPlus IDE toghether with examples. Commits will be featured in the IDE with futur…☆18Updated 8 months ago
- ULPI Link Wrapper (USB Phy Interface)☆24Updated 4 years ago
- USB capture IP☆19Updated 4 years ago
- Müsli USB Pmod-compatible module☆11Updated last year
- Ethernet MAC 10/100 Mbps☆24Updated 3 years ago
- Picorv32 SoC that uses only BRAM, not flash memory☆12Updated 5 years ago
- 🔌 Compact JTAG ("cJTAG") to 4-wire JTAG (IEEE 1149.1) bridge.☆22Updated 2 years ago
- ☆11Updated 3 years ago
- An Arduino UNO compatible implementation for the iCE40 FPGAs☆19Updated 4 years ago
- Simplified environment for litex☆13Updated 4 years ago
- CRUVI Standard Specifications☆17Updated 6 months ago
- Verilog design files and Icestudio file for streaming the OV7670 camera using ULX3S FPGA Board☆20Updated 2 years ago
- USB Full Speed PHY☆39Updated 4 years ago
- WISHBONE Builder☆13Updated 8 years ago
- ☆50Updated 7 years ago
- AVR Core☆12Updated 10 years ago
- ☆14Updated 2 years ago
- Python script for controlling the debug-jtag port of riscv cores☆14Updated 3 years ago