pdsmart / ZPU
ZPU Evo(lution), an enhanced ZPU microprocessor design in VHDL to embed within an FPGA including SoC functionality. Project currently uses Altera Cyclone devices.
☆14Updated 2 years ago
Alternatives and similar repositories for ZPU:
Users that are interested in ZPU are comparing it to the libraries listed below
- This is a collection of the built in libraries of the VHDPlus IDE toghether with examples. Commits will be featured in the IDE with futur…☆18Updated last year
- Mini CPU design with JTAG UART support☆19Updated 3 years ago
- Quickly update a bitstream with new RAM contents☆15Updated 3 years ago
- AVR Core☆12Updated 10 years ago
- Utilities for the ECP5 FPGA☆18Updated 3 years ago
- Reusable Verilog 2005 components for FPGA designs☆41Updated last month
- Picorv32 SoC that uses only BRAM, not flash memory☆12Updated 6 years ago
- ☆19Updated 4 years ago
- Some neorv32 examples for Intel FPGA boards using Quartus II and SEGGER Embedded Studio for RISC-V.☆14Updated 4 months ago
- ☆17Updated 4 years ago
- Use ECP5 JTAG port to interact with user design☆26Updated 3 years ago
- CRUVI Standard Specifications☆18Updated 11 months ago
- This repo is for Efinix Xyloni development board users. It has projects and software to get you started working with the board.☆42Updated 2 years ago
- Python script for controlling the debug-jtag port of riscv cores☆14Updated 4 years ago
- ULPI Link Wrapper (USB Phy Interface)☆25Updated 4 years ago
- USB capture IP☆21Updated 4 years ago
- GUI editor for hardware description designs☆28Updated last year
- RISC-V System on Chip Builder☆12Updated 4 years ago
- A set of small Verilog projects, to simulate and implement on FPGA development boards☆13Updated 7 years ago
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆61Updated 6 years ago
- VHDL Code for infrastructural blocks (designed for FPGA)☆15Updated 2 years ago
- Automated Git mirror of Gaisler's GRLIB/Leon3 releases☆17Updated 2 weeks ago
- DSP WishBone Compatible Cores☆13Updated 10 years ago
- Adapter to use Colorlight i5/i9 FPGA boards in a QMTech board form factor☆18Updated 2 years ago
- SDRAM controller with multiple wishbone slave ports☆28Updated 6 years ago
- The PicoBlaze-Library offers several PicoBlaze devices and code routines to extend a common PicoBlaze environment to a little System on a…☆35Updated 4 years ago
- Simplified environment for litex☆14Updated 4 years ago
- Set up your GitHub Actions workflow with a OSS CAD Suite☆16Updated last year
- ☆26Updated 5 years ago
- Fully featured implementation of Inter-IC (I2C) bus master for FPGAs☆26Updated 4 years ago