pdsmart / ZPULinks
ZPU Evo(lution), an enhanced ZPU microprocessor design in VHDL to embed within an FPGA including SoC functionality. Project currently uses Altera Cyclone devices.
☆14Updated 2 years ago
Alternatives and similar repositories for ZPU
Users that are interested in ZPU are comparing it to the libraries listed below
Sorting:
- This is a collection of the built in libraries of the VHDPlus IDE toghether with examples. Commits will be featured in the IDE with futur…☆20Updated last year
- Some neorv32 examples for Intel FPGA boards using Quartus II and SEGGER Embedded Studio for RISC-V.☆15Updated 8 months ago
- ☆17Updated 4 years ago
- FPGArduino binary☆13Updated 6 years ago
- Artix7 SOM☆18Updated 11 months ago
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆60Updated 6 years ago
- A LiteX module implementing a USB UAC2 module with simple PDM in/out☆16Updated 3 years ago
- This repo is for Efinix Xyloni development board users. It has projects and software to get you started working with the board.☆42Updated 2 years ago
- Conecting the Litefury FPGA accelerator to Raspberry Pi 5 over PCIe gen2 x1☆33Updated last year
- EDA Tools: Xilinx ISE 14.7 Dockerfile☆21Updated 3 years ago
- Use amaranth-to-litex to simply import Amaranth code into a Litex project.☆15Updated last year
- A plain VHDL implementation of a small microprocessor fully compatible with the ISA of the well known PicoBlaze by Ken Chapman.☆23Updated 4 years ago
- Digital FM Radio Receiver for FPGA☆61Updated 9 years ago
- Fusesoc compatible rtl cores☆15Updated 2 years ago
- Quickly update a bitstream with new RAM contents☆15Updated 4 years ago
- Automated Git mirror of Gaisler's GRLIB/Leon3 releases☆19Updated last month
- ☆20Updated 3 years ago
- A set of small Verilog projects, to simulate and implement on FPGA development boards☆13Updated 7 years ago
- Flexible Byte transport protocol for bus bridging CPUs to FPGAs over UART,SPI,SERDES physical interfaces☆34Updated 8 months ago
- Mini CPU design with JTAG UART support☆20Updated 4 years ago
- 🔌 Compact JTAG ("cJTAG") to 4-wire JTAG (IEEE 1149.1) bridge.☆24Updated 3 years ago
- An all-digital GPS disciplined oscillator using MMCM phase shift.☆31Updated 2 years ago
- USB Full Speed PHY☆45Updated 5 years ago
- Verilog modules for software-defined radio.☆18Updated 12 years ago
- ☆16Updated 3 years ago
- VHDL Code for infrastructural blocks (designed for FPGA)☆15Updated 2 years ago
- ULPI Link Wrapper (USB Phy Interface)☆28Updated 5 years ago
- GSI Timing Gateware and Tools☆14Updated this week
- Experimental FPGA project for streaming two MIPI CSI camera streams to an HDMI monitor using a ULX3S FPGA board☆30Updated 2 years ago
- Verilog Modules for DSP functions and other common tasks to make FPGA development easier and more fun.☆20Updated 10 years ago