pdsmart / ZPULinks
ZPU Evo(lution), an enhanced ZPU microprocessor design in VHDL to embed within an FPGA including SoC functionality. Project currently uses Altera Cyclone devices.
☆15Updated 3 years ago
Alternatives and similar repositories for ZPU
Users that are interested in ZPU are comparing it to the libraries listed below
Sorting:
- This is a collection of the built in libraries of the VHDPlus IDE toghether with examples. Commits will be featured in the IDE with futur…☆20Updated last year
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆63Updated 7 years ago
- Some neorv32 examples for Intel FPGA boards using Quartus II and SEGGER Embedded Studio for RISC-V.☆15Updated 3 months ago
- Reusable Verilog 2005 components for FPGA designs☆49Updated last month
- ☆18Updated 5 years ago
- simple hyperram controller☆12Updated 6 years ago
- Mini CPU design with JTAG UART support☆21Updated 4 years ago
- This repo is for Efinix Xyloni development board users. It has projects and software to get you started working with the board.☆45Updated 3 years ago
- ArtyS7-50 VexRiscV LiteX SoC using multiple Ethernet Interface☆18Updated 5 years ago
- Digital FM Radio Receiver for FPGA☆64Updated 10 years ago
- Quickly update a bitstream with new RAM contents☆16Updated 4 years ago
- Nitro USB FPGA core☆86Updated last year
- ☆20Updated 3 years ago
- "Very low cost, tiny (USB thumb size) FPGA board. 1st board with Efinix Trion FPGA and comes with Efinity IDE Solder or unsoldered versio…☆25Updated 6 years ago
- CologneChip GateMate FPGA Module: GMM-7550☆27Updated 2 weeks ago
- A LiteX module implementing a USB UAC2 module with simple PDM in/out☆16Updated 3 years ago
- Picorv32 SoC that uses only BRAM, not flash memory☆13Updated 7 years ago
- The PicoBlaze-Library offers several PicoBlaze devices and code routines to extend a common PicoBlaze environment to a little System on a…☆36Updated 5 years ago
- VHDL Code for infrastructural blocks (designed for FPGA)☆15Updated 3 years ago
- An open-source VHDL library for FPGA design.☆32Updated 3 years ago
- USB capture IP☆24Updated 5 years ago
- High level Data Link Layer Control (HDLC) Protocol (16 bit) implementation using VHDL hardware description language.☆29Updated 9 years ago
- ☆17Updated 3 years ago
- Automated Git mirror of Gaisler's GRLIB/Leon3 releases☆20Updated 2 months ago
- SDRAM controller with multiple wishbone slave ports☆29Updated 7 years ago
- general-cores☆21Updated 6 months ago
- A plain VHDL implementation of a small microprocessor fully compatible with the ISA of the well known PicoBlaze by Ken Chapman.☆22Updated 4 years ago
- Fusesoc compatible rtl cores☆16Updated 3 years ago
- A set of small Verilog projects, to simulate and implement on FPGA development boards☆15Updated 7 years ago
- Use amaranth-to-litex to simply import Amaranth code into a Litex project.☆15Updated last year