Alternatives and similar repositories for c-mips-compiler

Users that are interested in c-mips-compiler are comparing it to the libraries listed below

• hughperkins / cpu-tutorial
  Tutorial on building your own CPU, in Verilog
  ☆33Updated 3 years ago
• Arlet / verilog-6502
  A Verilog HDL model of the MOS 6502 CPU
  ☆341Updated 2 years ago
• jamieiles / 80x86
  80186 compatible SystemVerilog CPU core and FPGA reference design
  ☆398Updated last year
• ejrh / cpu
  A very primitive but hopefully self-educational CPU in Verilog
  ☆144Updated 10 years ago
• ahegazy / mips-cpu
  A verilog implementation of MIPS ISA.
  ☆17Updated 5 years ago
• olgirard / openmsp430
  The openMSP430 is a synthesizable 16bit microcontroller core written in Verilog.
  ☆63Updated 7 years ago
• Toms42 / logisim-RISC-V-CPU
  ☆20Updated 8 years ago
• x653 / xv6-riscv-fpga
  Build a RISC-V computer system on fpga iCE40HX8K-EVB and run UNIX xv6 using only FOSS (free and open source hard- and software).
  ☆50Updated 2 years ago
• Jiantastic / c-to-mips-compiler
  C to MIPS Assembly Compiler
  ☆103Updated 2 years ago
• vsergeev / v8cpu
  v8cpu is a simple multi-cycle von Neumann architecture 8-bit CPU in under 500 lines of Verilog.
  ☆13Updated 7 years ago
• grantae / mips32r1_xum
  A 32-bit MIPS processor which aims for conformance to the MIPS32 Release 1 ISA. This is a bare-metal CPU with no virtual memory. (Old Uni…
  ☆60Updated 9 years ago
• twilco / riscv-from-scratch
  The code for the RISC-V from scratch blog post series.
  ☆90Updated 4 years ago
• hm-riscv / vscode-riscv-venus
  VS Code extension with the Venus RISC-V simulator
  ☆74Updated 9 months ago
• grantae / OpenMIPS
  A full implementation of the MIPS32 Release 1 ISA, including virtual memory, TLB, instruction and data caches, interrupts and exceptions,…
  ☆75Updated 6 years ago
• defparam / higan-verilog
  This is a higan/Verilator co-simulation example/framework
  ☆50Updated 7 years ago
• DoctorWkt / CSCv2
  Version 2 of my Crazy Small CPU
  ☆69Updated 6 years ago
• racerxdl / riscv-online-asm
  RISC-V Online Assembler using Emscripten, Gnu Binutils
  ☆53Updated last year
• alfikpl / aoR3000
  The aoR3000 is a MIPS R3000A compatible core capable of booting the Linux kernel version 3.16 in about 3 seconds and with a rating of 48.…
  ☆42Updated 10 years ago
• stnolting / riscv-gcc-prebuilt
  📦 Prebuilt RISC-V GCC toolchains for x64 Linux.
  ☆102Updated 3 months ago
• alangarf / apple-one
  An attempt at a small Verilog implementation of the original Apple 1 on an FPGA
  ☆142Updated last year
• AngeloJacobo / FPGA_Book_Experiments
  My completed projects from "FPGA Prototyping by Verilog Examples" book by Pong P. Chu
  ☆132Updated 3 years ago
• lightcode / 8bit-computer
  A simple 8-bit computer build in Verilog.
  ☆62Updated this week
• michaeljclark / riscv-disassembler
  RISC-V Disassembler with support for RV32/RV64/RV128 IMAFDC
  ☆100Updated 2 years ago
• smunaut / doom_riscv
  Doom classic port to lightweight RISC‑V
  ☆93Updated 2 years ago
• jamieiles / oldland-cpu
  Oldland CPU - a 32-bit RISC FPGA CPU including RTL + tools
  ☆125Updated 9 years ago
• OpenMachine-ai / tinyfive
  TinyFive is a lightweight RISC-V emulator and assembler written in Python with neural network examples
  ☆62Updated last year
• AZO234 / RaspberryPi_BareMetal
  RaspberryPi BareMetal env
  ☆41Updated 4 years ago
• michaelriri / 16-bit-risc-processor
  A 16-bit Reduced Instruction Set Computing(RISC) processor capable of fetching and executing a set of 16-bit machine instructions.
  ☆16Updated last year
• RobertBaruch / plugh-1
  A CPU on an FPGA that you can play Zork on
  ☆49Updated 8 years ago
• fmash16 / riscv_emulator
  A basic working RISCV emulator written in C
  ☆67Updated last year