Alternatives and similar repositories for rvemu-for-book

Users that are interested in rvemu-for-book are comparing it to the libraries listed below

• d0iasm / rvemu
  RISC-V emulator for CLI and Web written in Rust with WebAssembly. It supports xv6 and Linux (ongoing).
  ☆858Updated last year
• takahirox / riscv-rust
  RISC-V processor emulator written in Rust+WASM
  ☆664Updated 2 years ago
• moratorium08 / osmium
  A toy operating system written in Rust on RISC V(rv32im)
  ☆204Updated 2 years ago
• sgmarz / osblog
  The Adventures of OS
  ☆553Updated 2 years ago
• skyzh / core-os-riscv
  🖥️ An xv6-like operating system on RISC-V with multi-core support. Documentation available online.
  ☆315Updated 4 years ago
• d0iasm / book.rvemu
  The book "Writing a RISC-V Emulator from Scratch in 10 Steps".
  ☆130Updated 2 years ago
• riscv-non-isa / riscv-sbi-doc
  Documentation for the RISC-V Supervisor Binary Interface
  ☆414Updated last week
• mit-pdos / RVirt
  RISC-V hypervisor written in Rust
  ☆360Updated 5 years ago
• siriusdemon / Rare
  Build your own Riscv Emulator in Rust.
  ☆105Updated 2 years ago
• riscv-software-src / riscv-pk
  RISC-V Proxy Kernel
  ☆639Updated last week
• riscv / riscv-opcodes
  RISC-V Opcodes
  ☆772Updated this week
• michaeljclark / rv8
  RISC-V simulator for x86-64
  ☆707Updated 3 years ago
• diodesign / diosix
  A lightweight, secure, multiprocessor bare-metal hypervisor written in Rust for RISC-V
  ☆196Updated 5 months ago
• riscv / riscv-fast-interrupt
  Proposal for a RISC-V Core-Local Interrupt Controller (CLIC)
  ☆268Updated this week
• riscv-software-src / opensbi
  RISC-V Open Source Supervisor Binary Interface
  ☆1,223Updated this week
• andrewhalle / byo-linker
  Build your own - linker
  ☆202Updated 4 years ago
• Ko-oK-OS / xv6-rust
  🦀️ Re-implement xv6-riscv in Rust
  ☆338Updated 2 years ago
• riscv-software-src / riscv-tests
  ☆1,024Updated 2 weeks ago
• riscv-non-isa / riscv-asm-manual
  RISC-V Assembly Programmer's Manual
  ☆1,524Updated last week
• nbdd0121 / r2vm
  Rust RISC-V Virtual Machine
  ☆105Updated 7 months ago
• riscv / sail-riscv
  Sail RISC-V model
  ☆563Updated this week
• riscv-software-src / homebrew-riscv
  homebrew (macOS) packages for RISC-V toolchain
  ☆344Updated 8 months ago
• rcore-os / virtio-drivers
  VirtIO guest drivers in Rust.
  ☆264Updated last week
• twilco / riscv-from-scratch
  The code for the RISC-V from scratch blog post series.
  ☆91Updated 4 years ago
• maekawatoshiki / sericum
  (Toy) Compiler Infrastructure influenced by LLVM written in Rust
  ☆401Updated 4 years ago
• RWTH-OS / eduOS-rs
  A teaching operating system written in Rust
  ☆454Updated 3 months ago
• shady831213 / terminus
  A riscv isa simulator in rust.
  ☆65Updated last year
• franzflasch / riscv_em
  Simple risc-v emulator, able to run linux, written in C.
  ☆142Updated last year
• skyzh / RISCV-Simulator
  💻 RISC-V Simulator of RV32I ISA. 5-stage pipeline / out-of-order execution with Tomasulo algorithm and Speculation. Support runtime visu…
  ☆201Updated 4 years ago
• fabianschuiki / llhd
  Low Level Hardware Description — A foundation for building hardware design tools.
  ☆417Updated 3 years ago