Reference implementation for the book "Writing a RISC-V Emulator in Rust".
☆416Aug 11, 2022Updated 3 years ago
Alternatives and similar repositories for rvemu-for-book
Users that are interested in rvemu-for-book are comparing it to the libraries listed below
Sorting:
- RISC-V emulator for CLI and Web written in Rust with WebAssembly. It supports xv6 and Linux (ongoing).☆941May 29, 2024Updated last year
- Build your own Riscv Emulator in Rust.☆107Jul 25, 2022Updated 3 years ago
- RISC-V processor emulator written in Rust+WASM☆680Apr 6, 2023Updated 2 years ago
- The book "Writing a RISC-V Emulator from Scratch in 10 Steps".☆127May 2, 2023Updated 2 years ago
- A tiny C header-only risc-v emulator.☆2,067Dec 21, 2025Updated 2 months ago
- The RISC-V Virtual Machine☆1,202Feb 26, 2026Updated last week
- 在RISC-V处理器上实现一个轻量级的Hypervisor。☆12Dec 25, 2020Updated 5 years ago
- RISC-V Open Source Supervisor Binary Interface☆1,387Feb 25, 2026Updated last week
- The Adventures of OS☆572Sep 1, 2022Updated 3 years ago
- Recommended coding standard of Verilog and SystemVerilog.☆36Oct 21, 2021Updated 4 years ago
- An experimental pure-Rust x86 bootloader☆1,626Updated this week
- Fuzzing General-Purpose Hardware Designs with Software Fuzzers☆24Jan 11, 2026Updated last month
- RISC-V Supervisor Binary Interface (RISC-V SBI) library in Rust; runs on M or HS mode; good support for embedded Rust ecosystem. For bina…☆1,250Feb 10, 2026Updated 3 weeks ago
- 各类内核的设计思路☆19May 19, 2021Updated 4 years ago
- 🦀️ Reimplement xv6-riscv in Rust!☆357Jan 3, 2023Updated 3 years ago
- RISC-V Assembly Programmer's Manual☆1,615Feb 26, 2026Updated last week
- ☆13Jul 26, 2021Updated 4 years ago
- Xv6 for RISC-V☆9,277Dec 17, 2025Updated 2 months ago
- x86 emulator in Rust☆40Jul 17, 2021Updated 4 years ago
- A minimalist RISC-V system emulator capable of running Linux kernel with efficient event-driven scheduling☆291Jan 3, 2026Updated 2 months ago
- hypocaust, a S-mode trap and emulate type-1 hypervisor run on RISC-V machine.☆49Feb 20, 2023Updated 3 years ago
- ☆1,133Jan 22, 2026Updated last month
- Simple risc-v emulator, able to run linux, written in C.☆148Apr 11, 2024Updated last year
- Low level access to RISC-V processors☆1,070Feb 9, 2026Updated last month
- [AFK] Hardware router in Chisel (THU Network Joint Lab 2020)☆14Oct 8, 2020Updated 5 years ago
- RISC-V Virtual Prototype☆46Oct 1, 2021Updated 4 years ago
- Compact and Efficient RISC-V RV32I[MAFC] emulator☆540Mar 1, 2026Updated last week
- Unix-like OS in Rust inspired by xv6-riscv☆1,636Sep 24, 2025Updated 5 months ago
- Build a minimal multi-tasking OS kernel for RISC-V from scratch☆492May 24, 2023Updated 2 years ago
- The fastest RISC-V sandbox☆1,026Feb 26, 2026Updated last week
- 异步内核就像风一样快！☆289Aug 18, 2021Updated 4 years ago
- Spike, a RISC-V ISA Simulator☆3,028Feb 26, 2026Updated last week
- ☆17Apr 3, 2022Updated 3 years ago
- RISC-V Instruction Set Manual☆4,521Updated this week
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,498Jan 7, 2026Updated 2 months ago
- RISC-V simulator for x86-64☆722Feb 5, 2022Updated 4 years ago
- Based on Chisel3, Rift2Core is a 9-stage, out-of-order, 64-bits RISC-V Core, which supports RV64GC.☆39Feb 6, 2024Updated 2 years ago
- RISC-V Proxy Kernel☆687Oct 2, 2025Updated 5 months ago
- 第六届龙芯杯混元形意太极门战队作品☆18May 15, 2022Updated 3 years ago