kmod / bitcoin_mining
Simple test fpga bitcoin miner
☆22Updated 4 years ago
Related projects ⓘ
Alternatives and complementary repositories for bitcoin_mining
- An open source FPGA miner for Blakecoin☆50Updated 10 years ago
- A completely open source implementation of a Bitcoin Miner for Altera and Xilinx FPGAs. This project hopes to promote the free and open d…☆171Updated 2 years ago
- Low level arithmetic primitives in RTL☆20Updated 4 years ago
- FPGA referrence implementation for aion equihash 2109☆14Updated 6 years ago
- VHDL FPGA design of an optimized Blake2b pipeline to mine Siacoin☆62Updated 6 years ago
- Cryptonight Monero Verilog code for ASIC☆20Updated 6 years ago
- Open Source Bitcoin Vanity Address Generation on FPGAs☆29Updated 2 years ago
- SHA256 in (System-) Verilog / Open Source FPGA Miner☆75Updated 6 years ago
- Zcash FPGA acceleration engine☆119Updated 4 years ago
- A litecoin scrypt miner implemented with FPGA on-chip memory.☆281Updated 10 years ago
- A completely open source implementation of a Bitcoin Miner for Altera FPGAs. This project hopes to promote the free and open development …☆50Updated 11 years ago
- Implementation of an RSA VDF evaluator targeting FPGAs.☆47Updated 5 years ago
- Bitcoin miner for Xilinx FPGAs☆93Updated 11 years ago
- Example verilog / miner for crypto mining using AWS F1 instances☆29Updated 6 years ago
- BTC<C 双挖芯片 / BTC<C Dual Mining ASIC☆26Updated 9 years ago
- Hardware implementation of the blake2 hash function☆25Updated 4 years ago
- XCrypto: a cryptographic ISE for RISC-V☆92Updated last year
- [HISTORICAL] FIPS and higher-level algorithm tests for RISC-V Crypto Extension☆26Updated 3 months ago
- a parallel sorting algorithm implemented in hardware that sorts data in linear time as it arrives serially☆37Updated 8 years ago
- Generate an ethereum address that starts with some prefix☆11Updated 7 years ago
- Open source hardware implementation of classic CryptoNight☆35Updated last year
- Untethered (stand-alone) FPGA implementation of the lowRISC SoC☆54Updated 5 years ago
- A simple SHA-256 implementation in VHDL☆22Updated 6 years ago
- A Bitcoin miner for the Zynq chip utilizing the Zedboard.☆101Updated last year
- Hardware implementation of ORAM☆22Updated 7 years ago
- A VHDL implementation of SipHash☆13Updated 9 years ago
- Collection of workshop notes from Zcon0☆11Updated 5 years ago
- Security monitor for Keystone Enclave (mirror of riscv-pk). Will be deprecated when openSBI port is ready☆36Updated 3 years ago
- Block-diagram style digital logic visualizer☆23Updated 9 years ago
- A 32-bit RISC-V processor for mriscv project☆56Updated 7 years ago