Alternatives and similar repositories for mbOS:

Users that are interested in mbOS are comparing it to the libraries listed below

• modelica-3rdparty / SPICELib
  Free library with some of the modeling and analysis capabilities of the electric circuit simulator PSPICE.
  ☆14Updated 12 years ago
• lip6 / alliance
  Alliance VLSI CAD Tools (LIP6)
  ☆13Updated 2 months ago
• Wren6991 / Hazard3-SWD-SoC
  Example Hazard3 + OpenDAP RISC-V SWD SoC integration
  ☆9Updated 2 years ago
• perehinik / Logic_Analyzer_FPGA_Config
  Vivado project for Xilinx Artix FPGA, used in logic analyzer
  ☆13Updated 3 years ago
• lmcapacho / SimDSP
  SimDSP - DSP Simulator
  ☆11Updated 3 years ago
• stnolting / cjtag_bridge
  🔌 Compact JTAG ("cJTAG") to 4-wire JTAG (IEEE 1149.1) bridge.
  ☆24Updated 3 years ago
• FEDEVEL / board-imx6rex-module-in-cadence
  Open Source iMX6 Rex module design files in Cadence. More at:
  ☆16Updated 6 years ago
• freecores / wb_builder
  WISHBONE Builder
  ☆14Updated 8 years ago
• AloriumTechnology / XLR8Core
  OpenXLR8 Core components allow users to integrate their own designs into XLR8 platform
  ☆11Updated last year
• machdyne / musli
  Müsli USB Pmod-compatible module
  ☆11Updated 2 years ago
• freecores / avr_core
  AVR Core
  ☆12Updated 10 years ago
• umarcor / SIEAV
  Co-simulation and behavioural verification with VHDL, C/C++ and Python/m
  ☆13Updated this week
• Werni2A / CadenceOSHW
  Open Source Layouts, Footprints, Schematics, Libraries, ... for Cadence Products
  ☆11Updated 2 years ago
• freecores / mmuart
  Simple RS232 UART
  ☆12Updated 9 years ago
• HEEV / CanNode
  STM32 CAN library
  ☆8Updated 6 years ago
• Gripnook / digital-storage-oscilloscope
  An FPGA implementation of a digital storage oscilloscope.
  ☆26Updated 8 years ago
• beefdeadbeef / f4uac
  USB Audio Class headphones on STM32F4
  ☆10Updated 8 months ago
• Digilent / Arty-A7-35-XADC
  ☆19Updated 4 years ago
• freecores / wdsp
  DSP WishBone Compatible Cores
  ☆13Updated 10 years ago
• nicolavianello95 / RISC-V
  Design, verification and ASIC implementation of a complete RISC-V CPU with: five stages pipeline, forwarding, automatic hazard detection,…
  ☆14Updated 5 years ago
• EvgenyMuryshkin / qusoc
  QuSoC demo projects and template
  ☆22Updated 10 months ago
• MR-DOS / MWGEN-G1
  12.5 MHz - 6400 MHz (LMX2572) or even up to 20 GHz (LMX2595) generator board with int./ext. reference.
  ☆15Updated 3 years ago
• ultraembedded / core_enet
  Ethernet MAC 10/100 Mbps
  ☆26Updated 3 years ago
• zephyrproject-rtos / libmetal
  The libmetal module specific for use with Zephyr. This is not a mirror of the official libmetal repo.
  ☆12Updated 3 weeks ago
• makarandkapoor / Circuit_Tree_Designs
  This repository contains embedded hardware designs auto-created from Circuit Tree web application by random requirements generated from p…
  ☆28Updated 6 years ago
• mattvenn / efabless_project_tool
  Tool to fetch and parse data about Efabless MPW projects
  ☆16Updated 2 years ago
• Stanlazy / 7z010_ddr
  4-Layer XC7Z010 DDR3 Layout
  ☆16Updated 3 years ago
• PulseRain / Arduino_RISCV_IDE
  PulseRain RISC-V board manager package for Arduino IDE
  ☆13Updated 3 years ago
• antmicro / arty-expansion-board
  IO expansion board compatible with Digilent Arty A7
  ☆11Updated last year
• Dmitriy0111 / nanoFOX_VHDL
  A small RISC-V core (VHDL)
  ☆7Updated 5 years ago