lmcapacho / SimDSP
SimDSP - DSP Simulator
☆11Updated 3 years ago
Related projects ⓘ
Alternatives and complementary repositories for SimDSP
- Blackman-Harris Window functions (3-, 5-, 7-term etc.) from 1K to 64M points based only on LUTs and DSP48s FPGA resources. Main core - CO…☆11Updated 4 years ago
- The FPGA design for the FreeSRP's Artix 7 FPGA☆22Updated 7 years ago
- An Inexpensive Vector Network Analyzer Project for the Walla Walla University Electronics II Class☆12Updated 5 years ago
- 4-Layer XC7Z010 DDR3 Layout☆14Updated 2 years ago
- ☆13Updated last year
- digital signal processing FIR filter implimentation in microcontroller☆16Updated 5 years ago
- STM32F407 + Spartan6 combo with high speed USB TMC interface☆25Updated 4 years ago
- Yet Another XC7Z010 Board☆17Updated 2 years ago
- A ZipCPU based demonstration of the MAX1000 FPGA board☆21Updated 3 years ago
- Analog Hardware Hands on Design Labs and Modelling using SPICE Tools (NI Multisim, LTSpice)☆23Updated 5 years ago
- VHDL functional blocks with their simulations and test sequences☆20Updated this week
- AVR Core☆12Updated 10 years ago
- Vector Network Analyzer 10 KHz - 180 MHz☆24Updated 6 years ago
- USB capture IP☆19Updated 4 years ago
- Toolchain for FPGA-based smart camera by Dream Team IP☆16Updated 6 years ago
- A low cost FPGA development board for absolute newbies☆17Updated 5 years ago
- FPGA firmware for FPGA radio baseband board. Scroll down for README.☆16Updated 5 years ago
- Eagle design files of a two layer PCB for the ALTERA EP3C5E144 FPGA, including a FTDI USB2.0 controller, 2x 80 MSPS ADC, GPIO, JTAG, conf…☆12Updated 9 years ago
- Simple AMP Running Linux and Bare-Metal System on Both Zynq SoC Processors☆20Updated 8 years ago
- Implementation of pipelined IIR bandstop filter in Verilog, C++ and MATLAB with fixed point arithmetic☆28Updated 7 years ago
- 🔌 Compact JTAG ("cJTAG") to 4-wire JTAG (IEEE 1149.1) bridge.☆22Updated 2 years ago
- Absolute encoder VHDL core☆19Updated 7 years ago
- ECP5 FPGA DEV BOARD☆9Updated 3 years ago
- A simple USB powered FMCW radar system☆18Updated 7 years ago
- DSP WishBone Compatible Cores☆13Updated 10 years ago
- My self-designed ZYNQ-7010 4-layer developement board.☆28Updated 3 years ago
- FTDI EEPROM User Area Writer For Xilinx JTAG Programmer☆12Updated 10 years ago
- VHDL implementation of carrier phase recovery (CPR) techniques for coherent optical systems☆12Updated 3 years ago
- OscillatorIMP ecosystem FPGA IP sources☆25Updated 2 weeks ago
- PulseRain RISC-V board manager package for Arduino IDE☆13Updated 2 years ago