Alternatives and similar repositories for SimDSP

Users that are interested in SimDSP are comparing it to the libraries listed below

• hukenovs / blackman_harris_win
  Blackman-Harris Window functions (3-, 5-, 7-term etc.) from 1K to 64M points based only on LUTs and DSP48s FPGA resources. Main core - CO…
  ☆12Updated 5 years ago
• open-bldc / open-bldc-csim
  Open-BLDC brushless motor C simulator
  ☆23Updated 13 years ago
• Max-Gulda / Cordic-Math
  Cordic fixed point math
  ☆20Updated last year
• varunnagpaal / Analog-Design-Modelling
  Analog Hardware Hands on Design Labs and Modelling using SPICE Tools (NI Multisim, LTSpice)
  ☆29Updated 7 years ago
• FernandoGuiomar / CPR_VHDL
  VHDL implementation of carrier phase recovery (CPR) techniques for coherent optical systems
  ☆16Updated 5 years ago
• binarymaker / fir-filter
  digital signal processing FIR filter implimentation in microcontroller
  ☆17Updated 6 years ago
• julbouln / dvi_lvds
  DVI to LVDS Verilog converter
  ☆25Updated 9 years ago
• 11tools / usb_fpga_logic
  A usb FPGA board based Logic analyzer （逻辑分析仪）
  ☆17Updated 3 years ago
• EEVengers / thunderscope_litex
  LiteX based FPGA gateware for Thunderscope.
  ☆27Updated last week
• EEVengers / libtslitex
  This is a C library to interface with the LiteX Firmware on Thunderscope over PCIe
  ☆11Updated this week
• ultrazohm / ultrazohm_sw
  This is a read only mirror of https://bitbucket.org/ultrazohm/ultrazohm_sw
  ☆13Updated 2 months ago
• hukenovs / math
  Useful m-scripts for DSP (CIC, FIR, FFT, Fast convolution, Partial Filters etc.)
  ☆30Updated 5 years ago
• takeshineshiro / fpga_fibre_scan
  本信号处理板主要由FPGA芯片和CYUSB3.0 芯片组成,其中FPGA模块主要完成与相关外设的交互，CYUSB3.0主要完成协议数据的传输。 2.2.1 FPGA模块 处理流程： 1. 链路初始化： 在上位机完成USB固件的下载，并读取…
  ☆29Updated 10 years ago
• rochus-keller / QtcVerilog
  This is a stand-alone Verilog IDE derived from a QtCreator 3.6.1 subset featuring the VerilogCreator plugin
  ☆21Updated 3 years ago
• amoudgl / iir-bandstop-filter
  Implementation of pipelined IIR bandstop filter in Verilog, C++ and MATLAB with fixed point arithmetic
  ☆31Updated 8 years ago
• jankae / battery-sim
  A voltage source imitating the behaviour of a battery
  ☆14Updated 6 years ago
• eez-open / CF-DIC
  Current-fed dual inductor converter with wide input and output voltage range
  ☆20Updated 6 years ago
• AnttiLukats / OZOM-Model-A
  Open Hardware Zynq System on Module
  ☆30Updated 10 years ago
• INTI-CMNB / Lattuino_IP_Core
  An Arduino UNO compatible implementation for the iCE40 FPGAs
  ☆20Updated 5 years ago
• iliasam / STM32F4_phase_laser_rangefinder
  ☆14Updated 2 years ago
• freecores / wdsp
  DSP WishBone Compatible Cores
  ☆14Updated 11 years ago
• PY1CX / Cortex-M-FFT
  Testing the FFT performance of Cortex-M microcontrollers on ST Nucleo boards
  ☆19Updated 7 years ago
• Starynight410 / ZYNQ_SARSystem
  利用ZYNQ7020实现SAR数据采集系统，其中包含硬件设计代码、上位机、测试程序。
  ☆12Updated 10 months ago
• benreynwar / fpga-sdrlib
  Verilog modules for software-defined radio.
  ☆18Updated 13 years ago
• tinylabs / flexsoc_cm3
  A flexible SoC emulator for ARM Cortex-M3
  ☆13Updated 3 years ago
• OhioIon / zynqFC
  Xilinx Zynq SoC based all-in-one quadrocopter flight controller. Stereo 720p side-by-side digital video transmission.
  ☆17Updated 4 years ago
• myriadrf / FreeSRP_GW
  The FPGA design for the FreeSRP's Artix 7 FPGA
  ☆26Updated 8 years ago
• perehinik / Logic_Analyzer_FPGA_Config
  Vivado project for Xilinx Artix FPGA, used in logic analyzer
  ☆13Updated 4 years ago
• ashtonchase / logic_analyzer
  FPGA-Based Logic Analyzer
  ☆12Updated 9 years ago
• freecores / wb_builder
  WISHBONE Builder
  ☆15Updated 9 years ago