Digital System Design
☆50Jul 6, 2026Updated this week
Alternatives and similar repositories for dsd
Users that are interested in dsd are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Materials for the Computer Science course, Digital Design (Logic Circuits)☆10Apr 25, 2022Updated 4 years ago
- USB-to-PS2 mouse controller for FPGAs written in Verilog. Performs clock division, signal sampling, processing, error checking, and valid…☆17Feb 26, 2022Updated 4 years ago
- ☆11Nov 17, 2025Updated 7 months ago
- VHDL PCIe Transceiver☆34Jul 2, 2020Updated 6 years ago
- Arizona State University CSE320☆13Mar 22, 2015Updated 11 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- I2C ROM for EDID (Extended Display Identification Data) on FPGAs☆25Nov 13, 2015Updated 10 years ago
- Not All Patches Are Equal: Hierarchical Dataset Condensation for Single Image Super-Resolution☆10May 7, 2024Updated 2 years ago
- Example SystemVerilog UVM Environment☆10Jun 23, 2015Updated 11 years ago
- A sleek, minimalist web-app designed for effortless ASCII art creation. Click and drag to design detailed diagrams with boxes, lines of d…☆24Feb 25, 2026Updated 4 months ago
- Youtube Music from the terminal 💻🎶☆13Oct 8, 2024Updated last year
- Multimedia SoC Design with Specialization on Application Acceleration with High-Level-Synthesis [2020 Fall]☆12Jun 15, 2021Updated 5 years ago
- An inhouse RISC-V 32-bits CPU☆20Feb 12, 2026Updated 4 months ago
- All the projects and assignments done as part of VLSI course.☆20Sep 23, 2020Updated 5 years ago
- MAC system with IEEE754 compatibility☆14Nov 22, 2023Updated 2 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- verilog core for ws2812 leds☆35Nov 3, 2021Updated 4 years ago
- This repo contains a collection of Verilog+System Verilog+RTL+UVM+Protocols Projects☆25May 23, 2026Updated last month
- GNU sed's parser translated from C to Python☆15Mar 20, 2024Updated 2 years ago
- Assignments of NTHU Course: Parallel Programming☆11Jan 14, 2019Updated 7 years ago
- A twitter liked typecho theme.☆11Sep 29, 2015Updated 10 years ago
- football.csv website, docs, help & support - Add your tools & scripts here! Add your project here!☆16Sep 25, 2020Updated 5 years ago
- Embedded Microprocessor System Design using FPGAs 1. edition ISBN:☆14Apr 1, 2025Updated last year
- Complex Programmable Logic Device (CPLD) Guide☆60Jan 9, 2022Updated 4 years ago
- Source Code for 'Deep Belief Nets in C++ and CUDA C: Volume 1' by Timothy Masters☆14Apr 23, 2018Updated 8 years ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- 32-bit RISC-V microcontroller☆12Sep 11, 2021Updated 4 years ago
- Xilinx 14.7 patch for Win10 32/64☆31Jan 28, 2022Updated 4 years ago
- Machine Learning on Arduino's Repository☆11Sep 12, 2020Updated 5 years ago
- clone from http://git.infradead.org/users/dwmw2/vpnc-scripts.git/☆11Apr 24, 2026Updated 2 months ago
- FPGA development platform for high-performance RF and digital design☆32Dec 3, 2015Updated 10 years ago
- Generator for CRC HDL code (VHDL, Verilog, MyHDL)☆46Oct 13, 2023Updated 2 years ago
- Yosys plugin for logic locking and supply-chain security☆24Apr 5, 2025Updated last year
- ☆12May 21, 2024Updated 2 years ago
- Arch Linux ARM for Xilinx Zynq UltraScale+ devices☆13Jul 21, 2024Updated last year
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- ☆15Nov 12, 2023Updated 2 years ago
- High-level Natural Language Processing (NLP) for Python.☆13Dec 17, 2017Updated 8 years ago
- VS Code extension for SystemVerilog design navigation and RTL tracing. Seamlessly integrates with waveform viewer for post-simulation deb…☆39Nov 6, 2025Updated 8 months ago
- Audio libs for load and play some audio files☆10Jan 3, 2021Updated 5 years ago
- Python library for parsing module definitions and instantiations from SystemVerilog files☆27Apr 29, 2021Updated 5 years ago
- Tcl kernel for Jupyter☆15Dec 9, 2025Updated 6 months ago
- 2D Systolic Array Multiplier☆32Jan 27, 2024Updated 2 years ago