Digital System Design
☆50Nov 5, 2026Updated this week
Alternatives and similar repositories for dsd
Users that are interested in dsd are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- My own VHDL components library. Anything from a flip flop to an ALU.☆12Feb 5, 2024Updated 2 years ago
- Materials for the Computer Science course, Digital Design (Logic Circuits)☆10Apr 25, 2022Updated 4 years ago
- Arizona State University CSE320☆14Mar 22, 2015Updated 11 years ago
- Encryption / Decryption of images with AES-CBC/ECB☆22Jan 3, 2021Updated 5 years ago
- ☆24Dec 7, 2021Updated 4 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- List of all ML projects☆12Aug 20, 2024Updated 2 years ago
- USB-to-PS2 mouse controller for FPGAs written in Verilog. Performs clock division, signal sampling, processing, error checking, and valid…☆17Feb 26, 2022Updated 4 years ago
- The HDL Bits Solutions repository provides answers to the HDL Bits exercises, which are designed for practicing digital hardware design u…☆18Sep 3, 2024Updated 2 years ago
- Integrated Discrete-Event Systems Software☆14Aug 27, 2026Updated 2 months ago
- ☆11Nov 17, 2025Updated 11 months ago
- Misc utility FPGA cores☆13Mar 21, 2023Updated 3 years ago
- Repository for the Advanced Electronics Laboratory course (MFN1324) at University of Torino, Physics Department☆13Jun 4, 2026Updated 5 months ago
- VHDL PCIe Transceiver☆36Jul 2, 2020Updated 6 years ago
- ☆29Updated this week
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Hardware Acceleration☆17Updated this week
- An agent skill that turns an HDL / RTL / SoC architecture description into a clean SVG block diagram☆29Aug 10, 2026Updated 2 months ago
- Markdown exporter for the PeakRDL toolchain☆13Updated this week
- An 8b10b decoder and encoder in logic in VHDL☆28Apr 12, 2021Updated 5 years ago
- Source repository for BECE Vault — the free, semester-wise notes library for Bachelor in Computer Engineering at Pokhara University. Brow…☆22Updated this week
- Understand how TCL scripting automates ASIC synthesis and timing analysis using Yosys & OpenTimer, with CSV/Excel inputs acting as fr…☆21Oct 26, 2025Updated last year
- Example SystemVerilog UVM Environment☆11Jun 23, 2015Updated 11 years ago
- Examples for running software on Intel Xeon Phi Co-Processors☆20Feb 24, 2016Updated 10 years ago
- collect Windows WinDbg notes☆10Jul 29, 2017Updated 9 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- North Carolina State University: ECE 745 : Project: LC3 Microcontroller Functional Verification using SystemVerilog☆11Jun 5, 2017Updated 9 years ago
- FPGA development platform for high-performance RF and digital design☆31Dec 3, 2015Updated 10 years ago
- GCC 5.1.1 cross-compiler for Intel Xeon Phi Knights Corner / k1om☆26Mar 29, 2016Updated 10 years ago
- Assignments of NTHU Course: Parallel Programming☆11Jan 14, 2019Updated 7 years ago
- Compiler for ManiT, a systems language whose native number system is balanced ternary (−1, 0, +1). Two backends: LLVM for native executio…☆22Sep 15, 2026Updated last month
- A tool for synthesizing Verilog programs☆125Aug 25, 2025Updated last year
- Examples discussed in the book: "Advanced FPGA design: Architecture, Implementation, and Optimization" by Steve Kilts, in System Verilog.☆15Feb 12, 2024Updated 2 years ago
- ☆18Dec 13, 2022Updated 3 years ago
- Windows Standalone SDK for Windows 10, Version 1607☆10Dec 16, 2017Updated 8 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- The working draft to split rocket core out from rocket chip☆14Dec 22, 2023Updated 2 years ago
- VerilogAI – A specialized chatbot for Verilog. Supports code generation, debugging, and explanation with custom prompt engineering and AP…☆19Apr 26, 2026Updated 6 months ago
- A PCIe RTL implementation☆27Aug 16, 2026Updated 2 months ago
- SDR prototype with 90 MHz bandwidth, built as a demonstrator for hsdaoh☆33Jun 2, 2024Updated 2 years ago
- High-level Natural Language Processing (NLP) for Python.☆13Dec 17, 2017Updated 8 years ago
- Collection of FreeCAD-OpenEMS-Export plugin projects for PCB Signal Integrity analysis.☆25Aug 30, 2025Updated last year
- Some simple examples for the Magic VLSI physical chip layout tool.☆33Mar 9, 2021Updated 5 years ago