Alternatives and similar repositories for Raspberry-operate-system-DIY

Users that are interested in Raspberry-operate-system-DIY are comparing it to the libraries listed below

• adaptrum-richard / risc-v-bm
  ☆17Updated last year
• zhangly / azpr_cpu
  用Altera FPGA芯片自制CPU
  ☆41Updated 10 years ago
• czy78963 / ZYNQ7020-LinuxDrv-LearningRecord
  基于ALINX-AX7020平台的Linux驱动开发学习。
  ☆48Updated 5 years ago
• StevenBaby / alinux
  Linux 源码分析
  ☆60Updated 3 years ago
• RiversJin / ToyOS
  A simple SMP OS on ARMv8a
  ☆23Updated 3 years ago
• jianzhang96 / AZPRcpu
  AZPR cpu.《CPU自制入门》附录的Verilog代码，其中的日文注释翻译成了中文。
  ☆40Updated 5 years ago
• jieway / remu
  使用 C++23 从零实现的 RISC-V 模拟器
  ☆30Updated 3 months ago
• jensen-yan / kisscpu
  国科大一生一芯第二期: RISCV-64 五级流水线CPU
  ☆17Updated 4 years ago
• lizhirui / K210-Linux0.11
  Linux0.11 with MMU for K210(RISC-V) Version
  ☆90Updated 5 years ago
• rv2036 / rv2036-website
  Official website for Jiachen Project (甲辰计划).
  ☆55Updated 5 months ago
• gzzyyxh / Quafu
  A small SoC with a pipeline 32-bit RISC-V CPU.
  ☆63Updated 2 years ago
• lrscy / RISC-V-Emulator
  简单的RISC-V指令模拟器，实现了绝大多非扩展指令的模拟工作。
  ☆22Updated 7 years ago
• ksco / chibicc-riscv
  A fork of chibicc ported to RISC-V assembly.
  ☆40Updated 2 years ago
• MaxXSoft / Fuxi
  Fuxi (伏羲) is a 32-bit pipelined RISC-V processor written in Chisel3.
  ☆172Updated 3 years ago
• bigmagic123 / d1-nezha-baremeta
  riscv64 d1-nezha baremeta(Allwinner D1 riscv chip)
  ☆80Updated 3 years ago
• rockcarry / ffvm
  a riscv32 rv32imc emulator written in c.
  ☆33Updated 8 months ago
• xiaowuzxc / SparrowRV
  An embed RISC-V Core with RV32IMZicsr ISA named SparrowRV.
  ☆61Updated 2 years ago
• xhd2015 / rsp3-armv8-baremetal-tutorial
  基于树莓派3构建一个操作系统的系列教程
  ☆11Updated 6 years ago
• michaelliao / learn-verilog
  Learn Verilog
  ☆35Updated 3 weeks ago
• ganyunhan / IC-Design-Contest-ARM-CUP
  集成电路设计大赛ARM杯作品，获得2021年ARM企业杯
  ☆14Updated 3 years ago
• yztz / tatakOS
  2022全国大学生计算机系统能力大赛 - 操作系统赛 - 内核实现赛道 作品
  ☆14Updated last year
• MaxXSoft / GeeOS
  The Gee (寂) Operating System, written in YuLang.
  ☆34Updated 3 years ago
• wlf1998 / CA
  计算机体系结构课程
  ☆18Updated 6 years ago
• telos27 / rvsim
  Simple RV32I simulator in C
  ☆19Updated last year
• plctlab / writing-your-first-riscv-simulator
  《从零开始的RISC-V模拟器开发》配套的PPT和教学资料
  ☆218Updated 3 years ago
• rave1sking / single_cycle_RISCV_CPU_Design-32bit
  Verilog实现单周期非流水线32位RISCV指令集（45条）CPU
  ☆38Updated 4 years ago
• microdynamics-cpu / tree-core-cpu
  A series of RISC-V soft core processor written from scratch. Now, we're using all open-source toolchain (chisel, mill, verilator, NEMU, …
  ☆40Updated last year
• Trinkle23897 / mips32-cpu
  奋战一学期，造台计算机（编译出的bit文件在release中，可以直接食用）
  ☆127Updated 5 years ago
• luyufan498 / CPU_start_from_0
  从零开始设计一个CPU (Verilog)
  ☆57Updated 4 years ago
• jhbdream / armv8_os
  a simple armv8 operating os for study
  ☆35Updated last week