a-yeyang / redbook-campus
☆20Updated last week
Alternatives and similar repositories for redbook-campus:
Users that are interested in redbook-campus are comparing it to the libraries listed below
- ☆141Updated 7 months ago
- 复旦大学 数字逻辑与部件设计实验 2020秋☆46Updated 3 years ago
- NJU Virtual Board☆267Updated 3 months ago
- A small SoC with a pipeline 32-bit RISC-V CPU.☆63Updated 2 years ago
- This is my graduation project, a simple processor soft core, which implements RV32I ISA.☆16Updated 5 years ago
- 我设计了一些数字集成电路的教学实验,供大家学习~☆22Updated 2 months ago
- ☆62Updated 3 months ago
- 一生一芯的信息发布和 内容网站☆129Updated last year
- UltraMIPS SoC composed of dual-issue cpu, pipeline Cache and systematic peripheral.☆131Updated 9 months ago
- ☆12Updated 2 weeks ago
- ☆73Updated last month
- ☆82Updated last month
- How to make undergraduates or new graduates ready for advanced computer architecture research or modern CPU design☆539Updated 7 months ago
- riscv指令集,单周期以及五级流水线CPU☆49Updated 2 months ago
- A RISC-V RV32I ISA Single Cycle CPU☆23Updated last year
- ☆62Updated last year
- 一生一芯RISCV处理器核代码仓库(包括相关工具)☆13Updated 6 months ago
- 一生一芯 , ysyx , npc . the repo of the YSYX project . a riscv-64 CPU . writing .☆26Updated 2 years ago
- ☆63Updated 8 months ago
- ☆64Updated 7 months ago
- 中国科学院大学高级计算机体系结构课程作业:使用OpenROAD-flow完成RTL到GDS全流程☆24Updated 4 years ago
- 为了更好地帮助后来的同学参加龙芯杯,草拟了这份建议,望对后来人有所帮助☆122Updated 4 years ago
- 南京大学2022春季pa☆14Updated last year
- 复旦大学FDU1.1队在第四届“龙芯杯”的参赛作品☆42Updated 4 years ago
- 体系结构课程实验:RISC-V 32I 流水线 CPU,实现37条指令,转发,冒险检测,Cache,分支预测器☆75Updated 5 years ago
- ☆92Updated 4 months ago
- An implementation of RV32I based on EECS151☆8Updated last year
- ☆20Updated last week
- 龙芯杯个人赛工具包(适用于个人赛的golden_trace工具)☆48Updated last year
- 体系结构研讨 + ysyx高阶大纲 (WIP☆150Updated 5 months ago