苏联（苏修）东欧及冷战政治笑话
☆16Aug 2, 2021Updated 4 years ago
Alternatives and similar repositories for Soviet-Jokes
Users that are interested in Soviet-Jokes are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆10Jul 30, 2020Updated 5 years ago
- ©PigeonGames 2022☆14May 9, 2025Updated last year
- An open source rhythm game, playable with or without a touchscreen.☆15May 8, 2026Updated 2 months ago
- ☆13Apr 7, 2024Updated 2 years ago
- Skip some reward videos and get the rewards directly☆42Apr 19, 2023Updated 3 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- A minigame programmed with x86 assembly and Win32 API. Inspired by mslivo's Sandtrix.☆18Jan 11, 2025Updated last year
- A Character(or more) Maker for Chunithm game☆22Feb 6, 2025Updated last year
- A font created in the style of the Endfield's belt☆23May 3, 2026Updated 2 months ago
- ☆12May 31, 2016Updated 10 years ago
- A way of accessing the campus network of NEU, using webvpn.☆25Feb 18, 2024Updated 2 years ago
- Efficient and High-quality HCA Decoder☆22Apr 24, 2023Updated 3 years ago
- Cache Cleaner - Clean up the app's cache☆13Sep 21, 2024Updated last year
- Python Verilog-AMS Parser☆12Oct 13, 2015Updated 10 years ago
- gateware for the main fpga, including a hispi decoder and image processing☆13Sep 27, 2018Updated 7 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Verification of Ethernet Switch System Verilog☆12Oct 21, 2016Updated 9 years ago
- WISHBONE Builder☆15Sep 10, 2016Updated 9 years ago
- ASIC Design lab. Pipelined, Cached, Multicore MIPS Processor☆11Aug 23, 2017Updated 8 years ago
- 标准视频时序生成器☆10Feb 9, 2020Updated 6 years ago
- Verilog-Based-NoC-Simulator☆12May 4, 2016Updated 10 years ago
- Calling a python function from SV, then have this python function call SV tasks. Useful for coding register sequences in python☆12Sep 23, 2022Updated 3 years ago
- SystemVerilog code for image processing tasks like demosaicing☆11Jun 28, 2020Updated 6 years ago
- 基于STM32F103的四足爬行机器人（STM32F103-based quadrupedal crawling robot）☆17Feb 8, 2025Updated last year
- ☆11Updated this week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Control and Data Capture Software for My Liquid Fueled Engines☆12Feb 7, 2015Updated 11 years ago
- Wake build descriptions of hardware generators☆12Dec 11, 2020Updated 5 years ago
- a scaleable ring topology network on chip (NoC) implemented in BSV☆12Oct 14, 2014Updated 11 years ago
- Python tools for processing Verilog files☆10Dec 7, 2011Updated 14 years ago
- 智能手环，穿戴式设备☆12May 16, 2016Updated 10 years ago
- 🔥一款Android端基于注解的0反射的持久化存储封装☆12Jan 20, 2022Updated 4 years ago
- 2017年RoboMaster大赛无人机自动降落与基地识别打击☆11Jul 29, 2018Updated 8 years ago
- Verilog code that does 2D Low Pass Filter on a greyscale image☆10Sep 22, 2015Updated 10 years ago
- Advanced Peripheral Bus (APB) UVM testbench project☆10Apr 9, 2017Updated 9 years ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- An adaptive filter was designed that can update its weights according to the application needed (lowpass, highpass or bandpass) using the…☆12Jan 3, 2019Updated 7 years ago
- AXI DMA Check: A utility to measure DMA speeds in simulation☆16Jan 22, 2025Updated last year
- FIR，FFT based on Verilog☆14Dec 3, 2017Updated 8 years ago
- ☆15May 10, 2019Updated 7 years ago
- Clock Domain Crossing Design（use MCP formulation without feedback）基于MCP不带反馈的跨时钟域设计☆12Jan 3, 2020Updated 6 years ago
- Generic AHB master stub☆12Jul 17, 2014Updated 12 years ago
- 使用verilog编写sdram控制器☆13Jun 22, 2019Updated 7 years ago