Alternatives and similar repositories for docker-petalinux

Users that are interested in docker-petalinux are comparing it to the libraries listed below

• antmicro / zynq-mkbootimage
  An open source replacement of the Xilinx bootgen application.
  ☆112Updated last year
• z4yx / petalinux-docker
  Dockerfile to build docker images with Petalinux (Tested on version 2018.3~2021.1)
  ☆121Updated 3 years ago
• EttusResearch / meta-ettus
  Yocto Project BSPs for Ettus Products
  ☆37Updated 3 months ago
• TripRichert / viv-prj-gen
  tcl scripts used to build or generate vivado projects automatically
  ☆34Updated 2 years ago
• ATaylorCEngFIET / MicroZed-Chronicles
  Source code from the MicroZed Chronicles blog hosted by Xcell Daily Blog
  ☆200Updated 7 years ago
• strath-sdr / rfsoc_qpsk
  PYNQ example of using the RFSoC as a QPSK transceiver.
  ☆109Updated 2 years ago
• Xilinx-Wiki-Projects / ZCU102-Ethernet
  Ethernet Example Projects targeting the Xilinx ZCU102 evaluation board. This repository replaces XAPP1305.
  ☆80Updated last week
• jacobfeder / axisfifo
  Zynq SoC Linux kernel driver for Xilinx AXI-Stream FIFO IP
  ☆58Updated 10 months ago
• missinglinkelectronics / fpga-vbs
  Vivado build system
  ☆69Updated 2 weeks ago
• PyFPGA / pyfpga
  A Python package to use FPGA development tools programmatically.
  ☆143Updated 9 months ago
• Xilinx / meta-xilinx
  Collection of Yocto Project layers to enable AMD Xilinx products
  ☆167Updated last week
• FPHDL / fphdl
  VHDL-2008 Support Library
  ☆57Updated 9 years ago
• analogdevicesinc / meta-adi
  This is the Analog Devices Inc. Yocto/OpenEmbedded layer
  ☆46Updated last month
• phwl / docker-vivado
  ☆26Updated 3 years ago
• EttusResearch / fpga
  The USRP™ Hardware Driver FPGA Repository
  ☆293Updated 4 years ago
• enjoy-digital / liteeth
  Small footprint and configurable Ethernet core
  ☆272Updated last month
• slaclab / ruckus
  FPGA and Digital ASIC Build System
  ☆80Updated last month
• ZipCPU / dblclockfft
  A configurable C++ generator of pipelined Verilog FFT cores
  ☆251Updated last year
• intel / fpga-partial-reconfig
  Tutorials, scripts and reference designs for the Intel FPGA partial reconfiguration (PR) design flow
  ☆90Updated 9 months ago
• yol / ethernet_mac
  Tri-mode (10/100/1000) full-duplex FPGA ethernet MAC in VHDL
  ☆175Updated last year
• Xilinx / meta-xilinx-tools
  Yocto Project layer enables AMD Xilinx tools related metadata for MicroBlaze, Zynq, ZynqMP and Versal devices.
  ☆65Updated last month
• cambridgehackers / fpgamake
  Generates Makefiles to synthesize, place, and route verilog using Vivado
  ☆97Updated 3 years ago
• tomverbeure / kv260_bringup
  Temporary repo to gather information about the Kria KV260 board
  ☆74Updated 4 years ago
• Avnet / hdl
  ☆113Updated 9 months ago
• hukenovs / intfftk
  Fully pipelined Integer Scaled / Unscaled Radix-2 Forward/Inverse Fast Fourier Transform (FFT) IP-core for newest Xilinx FPGAs (Source la…
  ☆86Updated 2 years ago
• benreynwar / pyvivado
  Python tools for Vivado Projects
  ☆72Updated 6 years ago
• spr02 / DDS
  A DDS core written in VHDL.
  ☆11Updated 6 years ago
• RHSResearchLLC / NiteFury-and-LiteFury
  Public repository for Litefury & Nitefury
  ☆308Updated last year
• Xilinx / RFSoC2x2-PYNQ
  RFSoC2x2 board repo for PYNQ
  ☆17Updated 3 years ago
• OpenDGPS / zynq-axi-dma-sg
  Simple C snippet to transfer DMA memory with scatter/gather on a Zynq 7020
  ☆56Updated 8 years ago