Quangmire / voyagerLinks
☆24Updated 3 years ago
Alternatives and similar repositories for voyager
Users that are interested in voyager are comparing it to the libraries listed below
Sorting:
- Tiered memory management☆87Updated 5 months ago
- A full-system, cycle-level simulator based on gem5 that provides complete support for all three CXL sub-protocols and all three types of …☆128Updated last month
- This is an read-only mirror of the gem5 simulator. The upstream repository is stored in https://gem5.googlesource.com, code reviews shoul…☆38Updated last year
- This is the respository that holds the artifacts of MICRO'23 -- Demystifying CXL Memory with True CXL-Ready Systems and CXL Memory Device…☆51Updated last year
- A Multiplatform benchmark designed to provide holistic, detailed and close-to-hardware view of memory system performance with family of b…☆44Updated 3 months ago
- ChampSim repository☆28Updated 11 months ago
- ☆77Updated 2 years ago
- A scheduling framework for multitasking over diverse XPUs, including GPUs, NPUs, ASICs, and FPGAs☆157Updated 3 weeks ago
- OSDI'24 Nomad implementation☆55Updated 6 months ago
- ☆41Updated 2 years ago
- Pond: CXL-Based Memory Pooling Systems for Cloud Platforms (ASPLOS'23)☆218Updated last year
- [USENIX ATC 2021] Exploring the Design Space of Page Management for Multi-Tiered Memory Systems☆48Updated 3 years ago
- Victima is a new software-transparent technique that greatly extends the address translation reach of modern processors by leveraging the…☆32Updated 2 years ago
- Tiered Memory Management Beyond Hotness (OSDI'25)☆31Updated 6 months ago
- A collection of awesome researchers and papers about disaggregated memory.☆180Updated 3 months ago
- This is a repo listing papers/blogs/news related to CXL. Let's take the leap to Next-Gen memory system with the awesome CXL☆21Updated last year
- VANS: A validated NVRAM simulator☆27Updated 2 years ago
- Source code for the software implementation of Sibyl proposed in our ISCA 2022 paper: Gagandeep Singh et. al., "Sibyl: Adaptive and Exten…☆39Updated 3 years ago
- The Artifact of NeoMem: Hardware/Software Co-Design for CXL-Native Memory Tiering☆63Updated last year
- Tiered Memory Management: Access Latency is the Key!☆62Updated 10 months ago
- ☆113Updated 2 years ago
- The Artifact Evaluation Version of SOSP Paper #19☆52Updated last year
- ☆37Updated last year
- Tigon: A Distributed Database for a CXL Pod [OSDI '25]☆45Updated 2 months ago
- gem5-nvmain hybrid simulator supporting simulation of DRAM-NVM hybrid memory system☆79Updated 6 years ago
- A rust-based benchmark for BlueField SmartNICs.☆30Updated 2 years ago
- ☆81Updated 5 years ago
- ☆15Updated 2 years ago
- Framework that integrates the serverless benchmark suite vSwarm with gem5, the state-of-the-art research platform for system-and microarc…☆35Updated last week
- ☆17Updated last year