deepc94 / pid-fpga-vhdl
This project was part of the VLSI Lab. It implements PID control using an FPGA.
☆38Updated 5 years ago
Alternatives and similar repositories for pid-fpga-vhdl:
Users that are interested in pid-fpga-vhdl are comparing it to the libraries listed below
- A 26ps RMS time-to-digital converter (TDC) core for Spartan-6 FPGAs☆59Updated 9 years ago
- Open Source ZYNQ Board☆31Updated 9 years ago
- Various files for the MYiR ZTurn Zynq 7010 board☆88Updated 7 years ago
- Altium Designer libraries for ANSI/VITA 57 FPGA Mezzanine Card (FMC) Standard☆42Updated 3 years ago
- SDK for FPGA / Linux Instruments☆100Updated last month
- migen + misoc + redpitaya = digital servo☆36Updated 6 years ago
- A VHDL UART for communicating over a serial link with an FPGA☆73Updated 8 years ago
- FPGA code for reading Hamamatsu C9100 data over cameralink using SPEXI FPGA card.☆19Updated 9 years ago
- PID controller☆19Updated 10 years ago
- tinyVision.ai Vision & Sensor FPGA System on Module☆46Updated 3 years ago
- Examples using the Cyclone V SoC chip☆106Updated 5 years ago
- Library of VHDL components that are useful in larger designs.☆229Updated last year
- Source code from the MicroZed Chronicles blog hosted by Xcell Daily Blog☆189Updated 6 years ago
- This is a guide for bringing up custom ZYNQ boards. It covers test sequence, test method, common error situations and code and project th…☆64Updated 7 years ago
- ☆54Updated 2 years ago
- VHDL/FPGA/OV7670☆31Updated 8 years ago
- Open Hardware carrier board supporting modules with Zynq 7000 All Programmable SoC devices.☆56Updated last year
- Verilog Modules for a Digital PI Controller implemented on a Digilent NEXYS 4-DDR FPGA☆30Updated 4 years ago
- This repo features a Verilog-based PID controller optimized for real-time ASIC and FPGA applications. It includes a testbench for linear …☆15Updated last year
- JESD204B core for Migen/MiSoC☆36Updated 3 years ago
- Collection of open-source peripherals in Verilog☆173Updated 2 years ago
- Extensible FPGA control platform☆57Updated last year
- ☆61Updated 7 years ago
- AMC module with Xilinx RF-SoC and two analog front-end mezzanines for SDR and quantum applications☆38Updated 2 years ago
- Small footprint and configurable JESD204B core☆40Updated 3 weeks ago
- UART to AXI Stream interface written in VHDL☆16Updated 2 years ago
- Demonstration of the AXI DMA engine on the MicroZed☆26Updated 3 years ago
- A simple I2C minion in VHDL☆60Updated 5 years ago
- Xilinx 7-series FTDI-FPGA interface through JTAG with 125 us roundtrip latency☆19Updated 5 years ago
- MIPI CSI-2 + MIPI CCS Demo☆67Updated 3 years ago