charlesliucn / tsinghua-ee-miscellanea
Miscellanious projects during 2014-2018 in Dept. of Electronic Engineering, Tsinghua University
☆22Updated 5 years ago
Related projects ⓘ
Alternatives and complementary repositories for tsinghua-ee-miscellanea
- This is an SoC design dedicated to Keyword Spotting (KWS) based on a neural-network accelerator and the wujian100 platform.☆47Updated 4 years ago
- 语音信号处理实验教程（MATLAB源代码）☆66Updated 6 years ago
- LMS-Adaptive Filter implement using verilog and Matlab☆35Updated 8 years ago
- 国科大一生一芯第二期: RISCV-64 五级流水线CPU☆15Updated 3 years ago
- Design some simple RISV-V cores via verilog and vivado. 复旦大学《计算机与智能处理器体系结构 AI Core and RISC Architecture》Projects☆14Updated 3 years ago
- 清华大学电子系NLP&TM课程的第一个大作业，关于中文分词的几个基本算法的应用☆15Updated 7 years ago
- 计算机体系结构研讨课 2020年秋季 UCAS 《CPU 设计实战》 Lab3-Lab9☆24Updated 3 years ago
- 奋战一学期，造台计算机（编译出的bit文件在release中，可以直接食用）☆126Updated 5 years ago
- A collection of great digital IC project/tutorial/website etc..☆94Updated 2 years ago
- 中国科学院大学 计算机组成原理FPGA实验课程 - "Five projects to better understand key principles of computer systems", UCAS Spring 2017 Session☆30Updated 7 years ago
- Implemented 3 neural network architectures: 1) Combination of RNN LSTM nodes and CNN, 2) CNN with residual blocks similar to ResNet, 3) D…☆25Updated 6 years ago
- Review notes for Postgraduate Interview of Tsinghua EE. (Sept. 2017)☆205Updated 6 years ago
- 哈工大软件无线电课设：多相滤波器的原理、实现及其应用，从采样率变换、多相滤波器结构到信道化收发机应用都有matlab介绍和FPGA仿真结果，含答辩PPT、学习笔记和个人总结。☆72Updated 7 years ago
- LMS sound filtering by Verilog☆35Updated 4 years ago
- 东南大学信息学院大三短学期FPGA课程设计——售货机☆22Updated 5 years ago
- Synthesizeable VHDL and Verilog implementation of 64-point FFT/IFFT Processor with Q4.12 Fixed Point Data Format.☆27Updated 4 years ago
- AXI4-Stream FIR filter IP☆11Updated 2 years ago
- nscscc2018☆26Updated 6 years ago
- ☆26Updated 2 months ago
- Voice Activity Detector based on MFCC features and DNN model☆14Updated last year
- 关于深度学习算法、框架、编译器、加速器的一些理解☆13Updated 2 years ago
- A series of RISC-V soft core processor written from scratch. Now, we're using all open-source toolchain (chisel, mill, verilator, NEMU, …☆36Updated last year
- Expiremental Speech Recognition System using VHDL & MATLAB.☆43Updated 6 years ago
- UCAS 卜东波 算法设计与分析 作业答案☆23Updated 6 years ago
- 孤立词语音识别，复旦大学计算机科学技术学院数字信号处理期末项目☆74Updated 2 years ago
- Deep Neural Network inference using Xilinx Zynq-7000 chip.☆19Updated 4 years ago
- This is the RTL implementation of Shenjing, a low power neuromorphic computing accelerator☆16Updated 4 years ago
- extract the time domain or frequent domain features from wav format audio☆34Updated 5 years ago
- This project give overview of RTL to GDSII of universal shift register using OpenLane and Skywater130 PDK. OpenLane is an automated open-…☆10Updated 2 years ago