charlesliucn / tsinghua-ee-miscellaneaLinks
Miscellanious projects during 2014-2018 in Dept. of Electronic Engineering, Tsinghua University
☆24Updated 6 years ago
Alternatives and similar repositories for tsinghua-ee-miscellanea
Users that are interested in tsinghua-ee-miscellanea are comparing it to the libraries listed below
Sorting:
- This is an SoC design dedicated to Keyword Spotting (KWS) based on a neural-network accelerator and the wujian100 platform.☆49Updated 4 years ago
- LMS sound filtering by Verilog☆39Updated 5 years ago
- 语音信号处理实验教程(MATLAB源代码)☆72Updated 7 years ago
- FIR and LMS filter implementations in FPGAs☆13Updated 5 years ago
- Using Matlab to simulate Dual-Tone Multi-Frequency (DTMF) of telephone☆43Updated 8 years ago
- Design some simple RISV-V cores via verilog and vivado. 复旦大学《计算机与智能处理器体系结构 AI Core and RISC Architecture》Projects☆14Updated 3 years ago
- Deep Learning experiments of UCAS☆18Updated 5 years ago
- Successive Approximation Register (SAR) ADC Digital Calibration (in Matlab)☆62Updated 7 years ago
- 电子科技大学挑战性课程《信号处理系统》(原信号与系统+数字信号处理)课程课程设计☆35Updated 6 years ago
- LMS-Adaptive Filter implement using verilog and Matlab☆43Updated 8 years ago
- extract the time domain or frequent domain features from wav format audio☆34Updated 5 years ago
- ☆19Updated 5 years ago
- Voice Activity Detector based on MFCC features and DNN model☆21Updated last year
- 360 view on ai/ml/dl applications☆79Updated last year
- 北京大学数字集成电路设计课程作业—FPGA设计【Assignment of digital integrated circuit design course of Peking University】☆36Updated 3 years ago
- ☆14Updated last month
- COMS 超大规模集成电路设计书籍☆24Updated 3 years ago
- ☆220Updated 4 years ago
- 不同波束形成算法仿真,共计30余种☆225Updated 5 years ago
- A collection of great digital IC project/tutorial/website etc..☆111Updated 3 years ago
- Review notes for Postgraduate Interview of Tsinghua EE. (Sept. 2017)☆219Updated 7 years ago
- Real-Time Hardware Sorter, Using A Multi-Dimensional Sorting Algorithm☆14Updated 2 years ago
- 关于数字IC的笔试面试题☆9Updated 5 years ago
- 数字信号处理大作业,语音处理☆8Updated last year
- Verilog code for an efficient and scalable DFT calculator (using the FFT algorithm). Meant to be implemented on an Intel DE10-Lite FPGA d…☆15Updated 4 years ago
- This repo summarizes the courses and materials for speech signal processing. You are kindly invited to pull requests.☆94Updated 4 years ago
- A project on Digital Signal Processing as a part of B.Tech Sem VI☆25Updated 8 years ago
- 奋战一学期,造台计算机(编译出的bit文件在release中,可以直接食用)☆127Updated 5 years ago
- Awesome SEU☆38Updated 2 years ago
- Implemented 3 neural network architectures: 1) Combination of RNN LSTM nodes and CNN, 2) CNN with residual blocks similar to ResNet, 3) D…☆25Updated 7 years ago