Alternatives and similar repositories for notary:

Users that are interested in notary are comparing it to the libraries listed below

• anishathalye / rtlv
  Tools for reasoning about circuits in Rosette/Racket 🔌
  ☆19Updated 5 months ago
• anishathalye / knox
  A framework for formally verifying hardware security modules to be free of hardware, software, and timing side-channel vulnerabilities 🔏
  ☆33Updated last month
• gokhankici / iodine
  Iodine: Verifying Constant-Time Execution of Hardware
  ☆12Updated 3 years ago
• cwfletcher / oisa
  Data oblivious ISA prototyped on the RISC-V BOOM processor.
  ☆20Updated 2 years ago
• keystone-enclave / riscv-pk
  Security monitor for Keystone Enclave (mirror of riscv-pk). Will be deprecated when openSBI port is ready
  ☆36Updated 3 years ago
• 0xADE1A1DE / CacheFX
  ☆9Updated 2 years ago
• proteus-core / prospect
  ProSpeCT: Provably Secure Speculation for the Constant-Time Policy.
  ☆15Updated 3 months ago
• pwnall / sanctum
  Minimal RISC Extensions for Isolated Execution
  ☆51Updated 5 years ago
• 0xADE1A1DE / CryptOpt
  CryptOpt: Verified Compilation with Randomized Program Search for Cryptographic Primitives
  ☆58Updated 7 months ago
• nmosier / clou
  ☆10Updated last year
• lowRISC / manticore
  ☆16Updated 2 years ago
• kristerw / pysmtgcc
  Some experiments with SMT solvers and GIMPLE IR
  ☆36Updated last year
• daniellustig / pipecheck
  ☆19Updated 10 years ago
• anishathalye / chroniton
  A tool for formally verifying constant-time software against hardware 🕰️
  ☆10Updated last year
• secure-foundations / veri-titan
  Verifying OpenTitan
  ☆23Updated last year
• CTSRD-CHERI / sail-cheri-riscv
  CHERI-RISC-V model written in Sail
  ☆56Updated this week
• microsoft / Komodo
  Formally-verified reference monitor for a secure isolated execution ("enclave") environment on ARM TrustZone
  ☆105Updated 2 years ago
• cacheaudit / cacheaudit
  A Tool for the Static Analysis of Cache Side Channels
  ☆39Updated 7 years ago
• mit-pdos / ward
  ☆31Updated 3 years ago
• ucbrise / mage
  MAGE: Memory-Aware Garbling Engine
  ☆26Updated 6 months ago
• CTSRD-CHERI / RVBS
  RISC-V BSV Specification
  ☆18Updated 5 years ago
• GLaDOS-Michigan / I4
  The code base for the I4 prototype, as described in the SOSP '19 paper "I4: Incremental Inference of Inductive Invariants for Verificatio…
  ☆26Updated 3 years ago
• P4xos / P4xos
  ☆11Updated 7 years ago
• rems-project / sail-arm
  Sail version of Arm ISA definition, currently for Armv9.3-A, and with the previous Sail Armv8.5-A model
  ☆74Updated this week
• uw-unsat / serval
  ☆46Updated 2 years ago
• andreas-abel / XED-to-XML
  XML representation of the x86 instruction set
  ☆28Updated 2 years ago
• bitwiseshiftleft / ladder_formulas
  Faster Montgomery and Joye ladder formulas for short Weierstrass elliptic curves
  ☆19Updated 4 years ago
• rust-vmm / vm-fdt
  ☆15Updated 6 months ago
• rems-project / isla
  Symbolic execution tool for Sail ISA specifications
  ☆64Updated 2 weeks ago
• comsec-group / cellift-meta
  All the tools you need to reproduce the CellIFT paper experiments
  ☆18Updated 4 months ago