XRBench / XRBench-MLSys2023Links
A version of XRBench-MAESTRO used for MLSys 2023 publication
☆26Updated 2 years ago
Alternatives and similar repositories for XRBench-MLSys2023
Users that are interested in XRBench-MLSys2023 are comparing it to the libraries listed below
Sorting:
- NeuPIMs: NPU-PIM Heterogeneous Acceleration for Batched LLM Inferencing☆104Updated last year
- PIM-DL: Expanding the Applicability of Commodity DRAM-PIMs for Deep Learning via Algorithm-System Co-Optimization☆34Updated last year
- LLMServingSim: A HW/SW Co-Simulation Infrastructure for LLM Inference Serving at Scale☆162Updated 4 months ago
- ONNXim is a fast cycle-level simulator that can model multi-core NPUs for DNN inference☆171Updated last week
- Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop☆61Updated last month
- Artifact for paper "PIM is All You Need: A CXL-Enabled GPU-Free System for LLM Inference", ASPLOS 2025☆112Updated 7 months ago
- ☆210Updated last month
- The code for paper: Neuralpower: Predict and deploy energy-efficient convolutional neural networks☆22Updated 6 years ago
- UPMEM LLM Framework allows profiling PyTorch layers and functions and simulate those layers/functions with a given hardware profile.☆37Updated 4 months ago
- ☆27Updated last year
- ☆69Updated 4 years ago
- A Cycle-level simulator for M2NDP☆32Updated 4 months ago
- ☆161Updated 10 months ago
- Exercises for exploring the Fibertree, Timeloop and Accelergy tools☆108Updated 8 months ago
- Document for PIM-SW☆21Updated last year
- Processing-In-Memory (PIM) Simulator☆209Updated last year
- PyTorch-Based Fast and Efficient Processing for Various Machine Learning Applications with Diverse Sparsity☆118Updated 2 weeks ago
- CSV spreadsheets and other material for AI accelerator survey papers☆184Updated 2 weeks ago
- MultiPIM: A Detailed and Configurable Multi-Stack Processing-In-Memory Simulator☆55Updated 4 years ago
- ☆80Updated 5 years ago
- ☆29Updated 4 years ago
- [HPCA'24] Smart-Infinity: Fast Large Language Model Training using Near-Storage Processing on a Real System☆49Updated 4 months ago
- This GitHub repo contains the artifact for CPElide, which appears at MICRO '24☆12Updated last year
- An analytical cost model evaluating DNN mappings (dataflows and tiling).☆242Updated last year
- Timeloop performs modeling, mapping and code-generation for tensor algebra workloads on various accelerator architectures.☆434Updated 2 months ago
- ☆40Updated 3 years ago
- [HPCA 2023] ViTCoD: Vision Transformer Acceleration via Dedicated Algorithm and Accelerator Co-Design☆124Updated 2 years ago
- ☆32Updated 4 years ago
- mNPUsim: A Cycle-accurate Multi-core NPU Simulator (IISWC 2023)☆66Updated this week
- SSR: Spatial Sequential Hybrid Architecture for Latency Throughput Tradeoff in Transformer Acceleration (Full Paper Accepted in FPGA'24)☆35Updated this week